



# **Fast Characterization of PBTI and NBTI Induced Frequency Shifts under a Realistic Recovery Bias Using a Ring Oscillator Based Circuit**

**<sup>1,2</sup>Xiaofei Wang, <sup>1</sup>Seung-hwan Song, <sup>1</sup>Ayan Paul  
and <sup>1</sup>Chris H. Kim**

**<sup>1</sup>University of Minnesota, Minneapolis, MN**

**<sup>2</sup>Now at Intel Corporation**

**[xiaofei.wang@intel.com](mailto:xiaofei.wang@intel.com)**

**[www.umn.edu/~chriskim/](http://www.umn.edu/~chriskim/)**


# Purpose

- **Separately characterize impact of PBTI and NBTI on frequency under DC and AC**
- **Design an on-chip monitor to support realistic recovery condition and precise and fast measurement**

# Outline


- **NBTI and PBTI Monitoring in HKMG Process and Prior Arts**
- **NBTI and PBTI Aging Monitor Design**
- **Results from HKMG Test Chip**
- **Summary**

# PBTI and NBTI in HKMG



*Electron trapping mostly in HK layer*

PBTI in HKMG stack



*Trap generation, and hole trapping in interface layer*




NBTI in HKMG stack

- NBTI and PBTI have different magnitude and behavior due to different mechanism and trap location
- The difference between NBTI and PBTI is highly dependent on the technology
- NBTI and PBTI need to be characterized separately

# Previous Work on PBTI/NBTI Monitoring

J. Kim, et al., ICICDT, 2008

J. Kim, et al., VLSI, 2011




	PMOS	NMOS
BTI Stress		
Recovery		

*For both designs:*  
*In stress:*  $V_{gs} = -V_{DD}$ ,  $V_{ds} = 0$   
*In recovery:*  $V_{gs} = 0$ ,  $V_{ds} = 0$

- During operation, most transistor recovery with  $V_{ds} = V_{DD}$
- Easy to apply stress bias, but hard to turn the transistor off while keeping  $V_{ds}$  at  $V_{STR}$





# Proposed Ring Oscillator in Meas. Mode



- Additional inverters and pass gates are all turned off, and the loop is closed to initiate the oscillation
- The impact of additional load of the auxiliary circuits on main path delay can be calibrated out

# Calibration to Plain ROSC Degradation

Schematic		
Measurable	$(\frac{\Delta f}{f})_{\text{PBTI}}, (\frac{\Delta f}{f})_{\text{NBTI}}$	$\frac{\Delta f}{f}$
Relationship	$\frac{\Delta f}{f} = \beta [(\frac{\Delta f}{f})_{\text{PBTI}} + (\frac{\Delta f}{f})_{\text{NBTI}}]$	
$\beta$	$\frac{1}{(R_h+R_f)(C_2+C_3) [(R_h+R_f)(C_1+C_2+C_3) + (R_h+R_p+R_f+R_n)(C_2+C_3)+R_g C_3]}$	



- The delay induced by the additional switches are not dependent on aging, proven by simulation
- Test results can be calibrated using one point calibration




# Comparison on PBTI/NBTI Monitoring

	ICICDT 2008	VLSI 2011	This work
ROSC Stage Diagram (NBTI Stress Mode Shown)			
Stress Capability	DC No AC data	DC Unrealistic AC (i.e. $V_{ds}=0$ )	DC Realistic AC (i.e. $V_{ds} \sim -V_{STR}$ )
Meas. Scheme	Simple counter	Simple counter	Beat frequency scheme with phase alignment
*Meas. Time for 0.01% Resolution	10,000 ROSC periods	10,000 ROSC periods	100 ROSC periods ( $<1\mu s$ )

- Neither of the previous designs can provide realistic recovery bias (i.e.  $V_{ds} = V_{DD}$ )
- Simple counter based scheme results in unwanted recovery



# Silicon Odometer Beat Frequency Scheme



T. Kim, *et al.*, JSSC, 2008


- **Beat frequency of two free running ROSCs measured by DFF and edge detector**
- **Benefits of beat frequency detection system**
  - Achieve ps resolution with  $\mu\text{s}$  measurement interrupt
  - Insensitive to common mode noise such as temperature drifts
  - Fully digital, scan based interface, easy to implement

# Use Beat Frequency to Detect Aging



- Phase comparator is used to generate the beat frequency
- At time zero the stressed ROSC is trimmed to be slightly slower than the reference ROSC


# Use Beat Frequency to Detect Aging



- Phase comparator output:  $f_{beat} = f_{ref} - f_{stress}$
- The counter counts the number of reference cycle in one period of the beat signal


$$N = [(f_{str} - f_{ref}) / f_{ref}]$$

# Use Beat Frequency to Detect Aging




- 1% frequency difference before stress  $\rightarrow N=100$
- 2% frequency difference after stress  $\rightarrow N=50$
- $\Delta f$  or  $\Delta T$  sensing resolution is 0.01%

# HKMG Test Chip Die Photo and Features





Process	HKMG CMOS
Core / IO Supplies	0.9V / 1.8V
Stress Voltage	0.9V, 1.4V, 1.8V, 2.2V
Measurement Voltage	0.9V
Area	500x410µm <sup>2</sup>
Δf Resolution	>0.01%
Measurement Time	>400ns
DUT Type	Core Devices

# DC Stress Results for PBTI and NBTI



- Both NBTI and PBTI induced frequency shift show power law dependence with stress time
- Magnitude of PBTI is 5X to 10X larger than that of NBTI
- Time exponent  $n$  is lower than reported value


# Impact of Measurement Interruption Time



- Degradation decreases with longer measurement time
- Time exponent  $n$  increases with longer measurement interruption due to the recovery effect during measurement




# Impact of Realistic Recovery Bias




- $V_{ds}$  bias gives stronger recovery rate when the transistor is off compared to zero  $V_{ds}$
- The de-trapping process is accelerated due to the reduced potential barrier

# DC and AC Stress at 25°C and 110°C




- NBTI is more sensitive to the temperature compared to PBTI
- The time slope dependence is more significant for AC stress

# Long-Term Recovery Results versus Stress Voltage



- Both PBTI and NBTI recovery follows a  $-\log(t)$  dependency
- The magnitude and the log slope increases with stress voltage before recovery

# Temperature Dependence of Recovery



- Recovery magnitude and time slope show small difference at high temp. versus low temp.
- Both PBTI and NBTI recovery shows a weak dependence on temperature

# Summary

- **A ring oscillator based circuit separately monitor PBTI and NBTI impact on frequency**
  - **>0.01% resolution with measurement time down to >400ns**
  - **Supports realistic recovery bias condition**
- **Realistic power law time exponent measured using fast measurements**
- **Experimental data confirms that realistic recovery bias (i.e.  $V_{ds} \sim V_{DD}$ ) indeed accelerates recovery compared to power down situation (i.e.  $V_{ds} = 0V$ )**