MARSH:MIN-AREA RETIMING WITH SETUP AND HOLD CONSTRAINTS *

Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi Dept. of ECE University of Minnesota Minneapolis, MN 55455 E-mail: {vijay, sachin, parhi}@ece.umn.edu

ABSTRACT

This paper describes a polynomial time algorithm for min-area retiming for edge-triggered circuits to handle both setup and hold constraints. Given a circuit G and a target clock period c, our algorithm either outputs a retimed version of G satisfying setup and hold constraints or reports that such a solution is not possible, in $O(|V^3|log|V|log(|V|C))$ steps, where |V| corresponds to number of gates in the circuit and C is equal to the number of registers in the circuit. This is the first polynomial time algorithm ever reported for min-area retiming with constraints on both long and short-paths. An alternative problem formulation that takes practical issues in to consideration and lowers the problem complexity is also developed. Both the problem formulations have many parallels with the original formulation of long-path only retiming by Leiserson and Saxe and all the speed improvements that have been obtained on that technique are likely to be valid for improving the performance of the technique described in this paper.

1. INTRODUCTION

The procedure of moving flip-flops around a VLSI circuit, while maintaining its functionality, to optimize a performance objective for the circuit is known as retiming [1]. Retiming was introduced as an optimization technique for edge-triggered circuits [1] but has since been extended to handle level-clocked circuits, [2] (see [3] for detailed list of references). Further extensions of retiming now include logic synthesis, power optimization and testability [4, 5]. The execution time required to perform retiming has been drastically reduced in [6].

The thrust of early research firmly established the far reaching effectiveness of retiming as an optimization strategy for sequential VLSI circuits, [1, 4, 5]. These techniques, however, included only the setup time constraints for flip-flops in the circuit and ignored the hold time constraints. Hold-time violations were traditionally corrected by padding delay buffers in violating short-paths using techniques such as [7]. However, with short-paths becoming increasingly prominent in deep submicron circuits the number of such buffers may become inordinately large and there is a need to incorporate hold-time constraints directly in to a retiming formulation. Recently, a new retiming strategy was presented [3] which could solve min-period retiming for VLSI circuits with both setup and hold constraints in polynomial time using a strategy known as integer monotonic programming. However, there exists no straightforward extension of this technique to incorporate minarea retiming and the nature of the constraints in [3] do not lend themselves to a fast network flow formulation for a linear objective function.

In this paper we present a novel technique to perform minperiod and min-area retiming of edge-triggered circuits with setup and hold constraints. The problem formulation used to perform min-area retiming is similar to the original retiming framework in [1] but with constraints to satisfy both long-path and short-path timing requirements. An alternative problem formulation is then developed that lowers the problem complexity and may make it practical for large circuits. As in the result in [3], we assume that all flip-flops in the circuit have identical values for the setup and hold times.

Given any edge-triggered sequential circuit G, a target clock period c, a setup time S, and a hold time H, our algorithm computes a retimed circuit G_r in which all long-path and all short-path constraints are satisfied. If the problem is infeasible for the given input, it reports so and terminates. The worst case execution time of our technique is bounded by $O(|V^3|log|V|log(|V|C))$.

The chief advantages of our technique over the technique in [3] are:

1) An efficient solution to the min-area retiming problem is facilitated.

2) The problem formulation is similar to [1] and hence speedup techniques for min-period constraints in [6, 8, 9] are admissible.

The rest of the paper is organized as follows. We demonstrate the need to include hold constraints as a part of the retiming problem in section 2. A graph model for the problem is developed in section 3. In section 4 we formulate a new set of constraints to guarantee satisfaction of hold time requirements. Also in section 4 we describe an alternative practical approach to solve the min-area retiming problem that considerably lowers the problem complexity. Finally, conclusions and directions for future study are indicated in section 5.

2. MOTIVATIONAL EXAMPLE

In this section we reproduce an example from [3] to demonstrate that the solution to the retiming problem under setup and hold time constraints differs from that obtained by conventional retiming algorithms that consider only the setup time constraints.

The sequential circuit shown in Fig. 1(a) has five combinational logic blocks connected in a ring and two edge-triggered registers. The pair of integers in each block gives the maximum and minimum propagation delay of the data through that block. For example, whenever data propagate through block A, they always require at least 1 time unit and never more than 10 time units. For simplicity, each register and wire is assumed to have zero delay, and in addition each register is assumed to have zero setup time, and a hold time of 4. Moreover, clock skew is assumed to be zero. Thus, the shortest clock period achievable by this circuit is 10 + 30 + 20 = 60, corresponding to the longest combinational path, ABC. There are no hold violations in this circuit since the minimum propagation delays along ABC and DE are 7 and 5, respectively, both exceeding the register hold time.

^{*}This research was supported in parts by the Army Research Office under grant number DA/DAAG55-98-1-0315 and a grant from Intel Corporation.



Figure 1. (a) Original circuit. (b) Retimed circuit with hold violation. (c) Retimed circuit with no timing violations.

The retimed circuit in Fig. 1(b) is obtained by shifting the register k across block C and is functionally equivalent to the one in Fig. 1(a). This circuit can be computed by applying the retiming algorithm in [1] with a target clock period of 46. Since the longest combinational path in this circuit is CDE with a delay of 20 + 6 + 20 = 46, there are no setup violations in the retimed circuit. The minimum delay along the path AB is 1 + 2 = 3 < 4; therefore, a fast signal propagating along AB can contaminate the inputs of register k and result in erroneous circuit operation.

The retimed circuit in Fig. 1(c) satisfies all setup and hold constraints and achieves a clock period of 50. This is the shortest clock period that can be achieved by retiming the original circuit. Our algorithm will find such an optimal solution in polynomial time.

3. PRELIMINARIES

In this section we will present a graph model to illustrate some background information on retiming. We model an edge-triggered circuit as a directed multi-graph $G = (V, E, d, \delta, w, \sigma)$. For the purpose of compatibility this model is identical to the one in [3]. Each vertex u in the vertex-set V corresponds to a combinational logic block. The nonnegative weights d(u) and $\delta(u)$ associated with each vertex u denote the maximum and minimum data propagation delay through u, respectively. Each edge $u \stackrel{e}{\rightarrow} v$ in the edge-set E corresponds to a wire from u to v in the circuit. All wires are assumed to have zero delay. For each edge $u \stackrel{e}{\rightarrow} v$, the nonnegative integer edge-weight w(e) denotes the register count of the corresponding wire from $u \stackrel{e}{\rightarrow} v$. All registers in the circuit are assumed to have equal positive setup times S and equal positive hold times H. Without loss of generality, register delays can be assumed to be zero.

In addition to the register count w(e), each edge $u \stackrel{e}{\to} v$ is associated with a weight $\sigma(e)$ that represents the delay in the propagation of the clock signal from the clock source to the wire denoted by e. Clock skew is assumed to be *monotonic*, that is, the "effective delay" of a path increases with the number of combinational gates on it. Given a path $r \stackrel{e_i}{\to} u \stackrel{p}{\to} v \stackrel{e_j}{\to} y$, where p is combinational, $w(e_i) \ge 1$, and $w(e_j) \ge 1$, the *minimum effective delay* of p is given by the expression $\Delta(p) + \sigma(e_i) - \sigma(e_j)$, where $\Delta(p) = \sum_{x \in p} \delta(x)$. Clock skew monotonicity is ensured if for each edge pair $r \stackrel{e_i}{\to} u, u \stackrel{e_j}{\to} y$ in E, we have,

$$\delta(u) + \sigma(e_i) - \sigma(e_j) \ge 0. \tag{1}$$

A retiming of an edge-triggered circuit $G = (V, E, d, \delta, w, \sigma)$ is an integer-valued vertex-labeling $r : V \to Z$. This labeling denotes a transformation of the original circuit G into a functionally equivalent circuit $G_r = (V, E, d, \delta, w_r, \sigma)$, where for each edge $u \stackrel{e}{\to} v$ in G, w_r is defined by the equation,

$$w_r(e) = w(e) + r(v) - r(u).$$
 (2)

In order for G_r to be *well-formed* for all edges $e \in E$, we must have,

$$w_r(e) \ge 0. \tag{3}$$

A retiming that satisfies (3) is called *legal*. It can be shown that for any path $u \stackrel{p}{\to} v$, we have,

$$w_r(p) = w(p) + r(v) - r(u),$$
 (4)

where $w(p) = \sum_{e \in p} w(e)$. From (4) it follows that when the path p is a cycle, retiming does not change its register count. The relation in (4) can be used to identify paths that can become critical after retiming. In order to preserve legality of retiming for all paths from node u to node v the maximum reduction in the register count of any path $u \stackrel{p}{\rightarrow} v$ is given by the expression,

$$W(u,v) = \min\{w(p) : u \stackrel{p}{\leadsto} v\}.$$
(5)

Thus, the only paths $u \stackrel{p}{\leadsto} v$ that can become combinational (and possibly critical) in G_r are those for which w(p) = W(u, v) in G. For each of the $O(V^2)$ vertex pairs u, v in V, the quantity,

$$D(u,v) = \max\{d(p) : u \stackrel{p}{\rightsquigarrow} v, w(p) = W(u,v)\}$$
(6)

gives the longest propagation delay from u to v whenever the retimed circuit includes a combinational path between the two vertices. Therefore, the clock period of any retimed circuit G_r is always some element in the $O(V^2)$ size set of D(u, v)'s.

For the retimed circuit G_r to have a critical path under the target clock period, every combinational path in G_r whose propagation delay exceeds the target clock period c must be interrupted by a register. Thus, for each vertex pair u, v in V with D(u, v) > c, the retimed register count $W_r(u, v)$ of each path $u \rightsquigarrow v$ that can become combinational must satisfy,

$$W_r(u, v) = W(u, v) + r(v) - r(u) \ge 1.$$
(7)

The $O(V^2)$ difference constraints specified by (3) and (7) can be computed in $O(VE + V^2 lgV)$ steps by an all-pairs shortest-paths algorithm and can be solved in $O(V^3)$ steps by a Bellman-Ford algorithm for single-source shortest-paths.

4. TIMING CONSTRAINTS

As techniques to handle setup constraints have been discussed elsewhere, (e.g., [1]), we will not discuss them here. Hold constraints have only been discussed in [3] and we will derive a new set of requirements for retimed circuits to satisfy hold constraints.

A retimed circuit is free of hold constraints *if and only if* there exists no register-to-register combinational path whose minimum effective propagation delay is shorter than the register hold time H.

We will now set out to develop two mathematical formulations, both of which will model min-area retiming with long as well as short-path constraints. The first technique we develop (formulation I) will provide a theoretically sound basis for solving min-area retiming with setup and hold constraints under *general* skew values. We will then present a practical argument (formulation II) that has a potential to reduce the problem complexity considerably under practical situations as it leads to a significant reduction in the number of constraints.

4.1. Formulation I

For the remainder of the paper we assume, without loss of generality, that any edge in the given circuit-graph G_r has at most one register on it. Edges with more than one register on them can be decomposed in to multiple edges, with identical clock-skew, that connect dummy nodes with zero delay.

We begin by defining a new attribute, *critical short-path*, for every pair of edges e_i, e_j .

Definition 1 For a pair of edges e_i, e_j and a path $u \stackrel{e_i}{\to} x \stackrel{p}{\to} y \stackrel{e_j}{\to} v$ the term $\Delta(p) + \sigma(e_i) - \sigma(e_j) - H \times (w(p) + w(e_i) + w(e_j) - 1)$ is the short-path metric of path $e_i \to p \to e_j$. Note that nodes x, y are included in the path p. And the path $u \stackrel{e_i}{\to} x \stackrel{p_{mjn}}{\to} y \stackrel{e_j}{\to} v$ with the smallest short-path metric $\Delta(p_{min}) + \sigma(e_i) - \sigma(e_j) - H \times (w(p_{min}) + w(e_i) + w(e_j) - 1)$ is the critical short-path containing the edges e_i and e_j .

Theorem 1 A circuit is free of hold time violations if and only if for every pair of edges e_i, e_j the critical short-path p containing these edges has a non-negative short-path metric, i.e., satisfies $\Delta(p) + \sigma(e_i) - \sigma(e_j) - H \times (w(p) + w(e_i) + w(e_j) - 1) \ge 0.$

Proof: (\Rightarrow) Consider a path terminated at both ends by edge triggered registers. Let one register be on edge e_i and the other on e_j such that the path is directed from $e_i \stackrel{p}{\rightarrow} e_j$. Furthermore, let there be no other registers on the path from $e_i \stackrel{p}{\rightarrow} e_j$. Clearly by the assumption of (\Rightarrow), $\Delta(p) + \sigma(e_i) - \sigma(e_j) - H \times (2 - 1) \ge 0$. Hence, the path p satisfies hold time constraints. Due to the generality of the path p, all register to register combinational paths satisfy hold constraints.

 $(\Leftarrow) We will prove this by contradiction. If possible, assume that no hold time constraints are violated in the circuit and yet for <math>e_i \stackrel{p}{\rightarrow} e_j, \Delta(p) + \sigma(e_i) - \sigma(e_j) - H \times (w(p) + w(e_i) + w(e_j) - 1) < 0.$ Assume that the path under consideration has the following form $u_1 \stackrel{e_i}{\longrightarrow} v_1 \stackrel{p_1}{\longrightarrow} u_2 \stackrel{e_{i_1}}{\longrightarrow} v_2 \stackrel{p_2}{\longrightarrow} u_3 \stackrel{e_{i_2}}{\longrightarrow} v_3 \dots u_{n-1} \stackrel{e_{i_{n-2}}}{\longrightarrow} v_{n-1} \stackrel{p_{n-1}}{\longrightarrow} u_n \stackrel{e_i}{\longrightarrow} v_n \stackrel{p_n}{\longrightarrow} u_{n+1} \stackrel{e_j}{\longrightarrow} v_{n+1}.$

There can be four different scenarios that we have to consider.

Case I: Edges $e_i, e_{i_1}, ..., e_{i_{n-1}}, e_j$ have a single register on them and $p_1, p_2, ..., p_n$ are purely combinational paths. Note that the case where edges have multiple registers are guaranteed to violate hold times [3], and hence violate the assumption in (\Leftarrow).

Case II: Edge e_i has no register on it, and the rest of the conditions are identical to Case I.

Case III: Edge e_j has no register on it, and the rest of the conditions are identical to Case I.

Case IV: Edges e_i, e_j have no registers on them, and the rest of

the conditions are identical to Case I.

We will prove Case I, and the remaining cases can be proved similarly. In Case I, note that there are n + 1 registers in the path under consideration (including the registers on edges e_i and e_j). Due to the assumption that all hold time constraints are satisfied we have,

$$\Delta(p_1) + \sigma(e_i) - \sigma(e_{i_1}) \ge H, (Path \ e_i \to e_{i_1})$$

$$\Delta(p_k) + \sigma(e_{i_k}) - \sigma(e_{i_{k+1}}) \ge H, (Path \ e_{i_k} \to e_{i_{k+1}})$$

$$1 \le k \le n-2,$$

$$\Delta(p_n) + \sigma(e_{i_{n-1}}) - \sigma(e_j) \ge H, (Path \ e_{i_{n-1}} \to e_j).$$
(8)

By adding all the above inequalities we obtain,

$$\sum_{k=1}^{n} \Delta(p_k) + \sigma(e_i) - \sigma(e_j) \ge (n)H,$$

$$\Rightarrow \Delta(p) + \sigma(e_i) - \sigma(e_j) \ge (w(p) + w(e_i) + w(e_j) - 1) \times H,$$
(9)

where we use the fact that $w(p) + w(e_i) + w(e_j) = n+1$. The last inequality contradicts our initial assumption, and hence we arrive at the required proof.

Cases II-IV can be proved similarly by observing the fact that leading and trailing combinational paths will contribute a nonnegative amount to the expression $\Delta(p) + \sigma(e_i) - \sigma(e_j)$ due to clock skew monotonicity. Stripping away these leading and trailing combinational paths leaves us with Case I.

It follows that after retiming, a circuit will be free of hold time violations if and only if we can guarantee that for all edge pairs e_i and e_i the critical short-path $u \stackrel{e_i}{\to} x \stackrel{p}{\to} y \stackrel{e_j}{\to} v$ satisfies,

$$r(v) - r(u) \le \frac{\Delta(p) + \sigma(e_i) - \sigma(e_j)}{H} - \frac{H \times (w(p) + w(e_i) + w(e_j) - 1)}{H}.$$
 (10)

Due to the fact that r(v), r(u) are integral, the above constraint is equivalent to,

$$r(v) - r(u) \leq \left\lfloor \frac{\Delta(p) + \sigma(e_i) - \sigma(e_j)}{H} \right\rfloor - w(p) - w(e_i) - w(e_j) + 1.$$
(11)

Note that the above constraints are simple difference constraints very much in the manner of the retiming constraints in [1]. This means that the fast minimum cost network flow algorithms utilized for solving traditional min-area *long-path only* retiming can still be used when hold constraints are included. So as long as we can identify a critical short-path for every pair of edges e_i and e_j we can perform min-area and min-period retiming in a manner akin to that in [1]. Thus the number of constraints we add to the original retiming framework is $O(E^2)$.

Next we will establish a *retiming invariance* property for the short-path metric for edge-to-edge cycles for edges with a register on them.

Property 1 Let e be any edge with a register on it. Any cycle consisting of edge e has a retiming invariant short-path metric.

Proof: Consider an edge e with a single register on it. Let e be part of some cycle $C = u \stackrel{e}{\to} x \stackrel{p}{\rightsquigarrow} u \stackrel{e}{\to} x$. The short-path metric from e-to-e along C is $\Delta(p) + \sigma(e) - \sigma(e) - H \times (W(p) + 2w(e) - 1)$. Now since the path p includes x and u therefore $\Delta(p) = \Delta(C)$. Also, since w(e) = 1 by assumption, W(p) + w(e) = 1.

2w(e) - 1 = W(p) + w(e) = W(C). Hence, the short-path metric from *e*-to-*e* along cycle *C* is $\Delta(C) - H \times W(C)$. Since both $\Delta(C)$ and W(C) are retiming invariant, the present short-path metric is also retiming invariant. Clearly for the hold time constraints to be satisfiable all edge-to-edge cycles should have a non-negative short-path metric and hence $\Delta(C) - H \times W(C) \ge 0$ for all cycles *C* in G_r .

Next we will show that the problem of finding a critical shortpath for any pair of edges can be modeled as a shortest path problem in a graph but with the possibility of negative weight edges in the graph.



Figure 2. Illustration showing how to obtain the auxiliary graph G_a from the circuit-graph G_r .

From the original circuit graph G_r , we generate an auxiliary graph $G_a = (V_a, E_a, W'(E_a))$ such that every node $v \in V(G_r)$ has a corresponding node in $v_a \in V_a(G_a)$. Also every edge $u \xrightarrow{e_i}$ $v \in E(G_r)$ has a corresponding edge $u_a \xrightarrow{e_a^a} v_a \in E_a(G_a)$. In addition this edge e_i^a has a weight $w(e_i^a) \in W'(E_a)$ which has a value $\delta(v)$ if e_i is register-free and a value $\delta(v) - H$ if e_i has a register on it. We illustrate the construction of G_a in Fig. 2. Every acyclic, u to v, path $u \xrightarrow{e_i} x \xrightarrow{p} y \xrightarrow{e_i} v$ therefore has a corresponding path in G_a with total weight $\Delta(p) + \delta(v) - (w(p) + \delta(v)) - (w(p) + \delta(v))$ $w(e_i) + w(e_j) \times H$. Note that the *short-path metric* corresponding to the acyclic e_i to e_j path p differs from the previously computed path-weight for the corresponding u_a to v_a auxiliary path in G_a by an additive factor $\sigma(e_i) - \sigma(e_j) - \delta(v) + H$. Note also that this additive factor is the same for all e_i to e_j paths. Therefore an e_i^a to e_i^a path with minimum weight in G_a identifies an e_i to e_j path with minimum short-path metric and hence identifies the critical *short-path* from e_i to e_j in G.

Property 2 If the hold time constraints are satisfiable then the auxiliary graph G_a has no negative weight cycles.

Proof: Now consider a cycle C_a in G_a ; clearly there must be a corresponding cycle C in G_r . Also, this cycle C in G_r must contain at least one register as combinational cycles are illegal in G_r . Let e_i be an edge in this cycle C containing a register. The cycle C is therefore of the form $u \stackrel{e_i}{\to} x \stackrel{p}{\to} u$. Now the shortpath metric for this cycle computed from e_i to e_i is $= \Delta(C) W(C) \times H$ as $w(e_i) = 1$, from Property 1. On the other hand the path-weight for C_a in G_a is also given by $\Delta(C) - W(C) \times$ H. Hence, a negative weight cycle in G_a will imply a registerto-register cycle with a negative *short-path metric* in G_r . Since a register-to-register cycle with negative short-path metric implies unsatisfiability of the hold time constraints from Property 1, so does a negative weight cycle in G_a . Any such cycle can be easily detected by a Bellman-Ford algorithm with O(VE) complexity. Therefore we can use an all pair shortest path algorithm on the auxiliary graph to compute short-path metrics for all pairs of edges in the circuit graph.

Next, we will setup the min-area retiming problem with setup and hold constraints. Fanout nodes are handled by using mirror vertices as detailed in [1]. We call the new algorithm MARSH (<u>Min-Area Retiming with Setup and Hold constraints</u>).

Algorithm MARSH
0)Objective:
$Minimize \sum_{u \in V} (Indegree(u) - Outdegree(u))r(u)$
1)Legality constraints: For every edge $u \stackrel{e_i}{\rightarrow} v$,

 $w_r(e_i) = r(v) - r(u) + w(e_i) \ge 0.$ (12)

2)Longpath Constraints: For every edge pair $x \stackrel{e_i}{\to} u \stackrel{p}{\to} v \stackrel{e_j}{\to} y$ such that $D(u, v) + \sigma(e_i) - \sigma(e_j) \ge c - S$ we have,

$$W(u, v) + r(v) - r(u) \ge 1.$$
(13)

3)Shortpath Constraints: For the critical short-path p of every edge pair $u \stackrel{e_i}{\to} x \stackrel{p}{\to} y \stackrel{e_i}{\to} v$ we have,

$$r(v) - r(u) \le \left\lfloor \frac{\Delta(p) + \sigma(e_i) - \sigma(e_j)}{H} \right\rfloor$$
$$-w(p) - w(e_i) - w(e_j) + 1.$$
(14)

 $r(u) \in Z, \ u \in V$

Due to the fact that all the above constraints are difference constraints with at most two retiming variables corresponding to two vertices, many of the constraints will be redundant and by standard elimination techniques the number of constraints can be brought down to $O(V^2)$ from $O(E^2)$.

We can use the minimum cost circulation techniques presented in [10] and MARSH can therefore be executed in $O(|V||V^2|log|V|log(|V|C))$ where $C \approx$ Number of registers in the graph. Additionally, we can drastically reduce the number of min-period constraints by using the speedup methods in [6, 8, 9].

4.2. Formulation II

Recall that the basic requirement to ensure satisfaction of shortpath constraints is that all register-to-register combinational paths should have a minimum effective propagation delay that exceeds H. Also, clock skew monotonicity ensures that if P_s is a sub-path of a path P then the effective minimum delay of $P_s \leq$ the effective minimum delay of P. The last observation leads to the following:

Theorem 2 A retimed circuit is free of hold time violations if and only if any path, $p = u \stackrel{e_i}{\to} x \stackrel{q}{\to} y \stackrel{e_i}{\to} v$ satisfies: if $\Delta(p) + \sigma(e_i) - \sigma(e_j) \leq H$ then $w_r(p) \leq 1$.

Proof: (\Rightarrow) Assume, if possible that hold time requirements are satisfied and yet a path $p = u \stackrel{e_i}{\rightarrow} x \stackrel{q}{\rightsquigarrow} y \stackrel{e_j}{\rightarrow} v$ has $\Delta(p) + \sigma(e_i) - \sigma(e_j) \leq H$ and $w_r(p) \geq 2$. Clearly, due to clock skew monotonicity any register-to-register sub-path of p will have a hold time violation.

(⇐) Clearly if any register-to-register path $p = u \stackrel{e_i}{\to} x \stackrel{q}{\to} y \stackrel{e_j}{\to} v$ has a hold time violation then $\Delta(p) + \sigma(e_i) - \sigma(e_j) \leq H$ while $w_r(p) \geq 2$ and hence ⇐ is proved.

The potential problem with the above formulation is that for general values of hold time H and clock skew $\sigma(e_i)$ the number of constraints may grow exponentially. However, as it turns out, for the present retiming model to be applicable, the clock skew value for any edge e must satisfy $\sigma(e) \leq \epsilon$, i.e., we have a near zero-skew clock network. Therefore ϵ can be safely assumed to be

restricted to a small number of (say 2-3) gate delays; in addition the value of H is also limited to about 2 gate delays. This implies that the hold time constraints only need to be enumerated for all paths over a small number of logic levels. The formulation of our work and [3] are invalid for larger *deliberate* values of clock skew [11] since additional constraints ensuring logic wave separation [12] need to be included and are beyond the scope of this paper.

The above observations guarantee that the number of constraints added for ensuring satisfaction of hold time requirements in practical circuits is significantly less than $O(V^2)$. This complexity reduction can probably be combined with the complexity reduction in [6] to possibly develop a faster technique for retiming with both short-path and long-path constraints. We will now summarize the new formulation that we call MARSH-II as follows:

Algorithm MARSH-II 0)Objective: Minimize $\sum_{u \in V}$ (Indegree(u) - Outdegree(u))r(u) 1)Legality constraints: For every edge $u \stackrel{e_i}{\to} v$,

$$w_r(e_i) = r(v) - r(u) + w(e_i) \ge 0.$$
 (15)

2)Longpath Constraints: For every edge pair $x \stackrel{e_i}{\rightarrow} u \stackrel{p}{\rightarrow} v \stackrel{e_j}{\rightarrow} y$ such that $D(u, v) + \sigma(e_i) - \sigma(e_j) \ge c - S$ we have,

 $W(u, v) + r(v) - r(u) \ge 1.$ (16)

3)Shortpath Constraints: For all paths $p = u \xrightarrow{e_i} x \xrightarrow{q} y \xrightarrow{e_j} v$ satisfying $\Delta(p) + \sigma(e_i) - \sigma(e_j) \leq H$ we have,

 $r(v) - r(u) + w(p) \le 1.$ (17)

 $r(u) \in Z, \ u \in V$

5. CONCLUSIONS

We have presented the first polynomial-time algorithm ever reported for min-area retiming with setup and hold constraints. Our algorithm runs in $O(|V^3|log|V|log(|V|C))$ steps, as described in section 4. We have also provided a practical argument to show that the problem complexity can be be reduced considerably by following an alternative formulation. In future we plan to study ways to speed up the present retiming formulation using ideas similar to [6]. Another interesting area of research could be trying to extend the formulation to include level-clocked circuits.

REFERENCES

- C. E. Leiserson and J. B. Saxe, "Optimizing Synchronous Systems," *Journal of VLSI and Computer Systems*, vol. 1, no. 1, pp. 11–67, 1983.
- [2] C. Ebeling and B. Lockyear, "The Practical Application of Retiming to the Design of High-Performance Systems," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 288–295, November 1993.
- [3] M. C. Papaefthymiou, "Asymptotically Efficient Retiming under Setup and Hold Constraints," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 288–295, Nov. 1998.
- [4] S. Dey and S. Chakradhar, "Retiming Sequential Circuits to Enchance Testability," *Proceedings of the 12th VLSI Test Symposium*, pp. 28–33, April 1994.
- [5] S. Malik, E. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli, "Retiming and Resynthesis: Optimizing Sequential Networks with Combinational Techniques," *Proceedings*

of the Hawaii International Conference on System Sciences, Jun. 1990.

- [6] N. Maheshwari and S. S. Sapatnekar, "An Improved Algorithm for Minimum Area Retiming," *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 2–7, June 1997.
- [7] N. Shenoy et al., "Minimum Padding to Satisfy Short Path Constraints," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 156–161, Nov. 1993.
- [8] N. Shenoy and R. Rudell, "Efficient Implementation of Retiming," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 226–233, November 1994.
- [9] S. Sapatnekar and R. Deokar, "Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits," *IEEE Transactions on Computer-Aided Design*, vol. 15, pp. 1237–1248, October 1996.
- [10] A. V. Goldberg, E. Tardos, and R. E. Tarjan, "Network Flow Algorithms," *Technical Report, Department of Computer Science, Stanford University*, 1989.
- [11] J. P. Fishburn, "Clock Skew Optimization," *IEEE Transac*tions on Computers, vol. 39, pp. 945–951, July 1990.
- [12] D. A. Joy and M. J. Ciesielski, "Clock Period Minimization with Wave Pipelining," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 12, pp. 461–472, April 1993.