


CMOS Inverter

Professor Chris H. Kim



University of Minnesota
Dept. of ECE

chriskim@umn.edu
www.umn.edu/~chriskim/



The CMOS Inverter: A First Glance



CMOS Inverter




Two Inverters




Voltage Transfer Characteristics




CMOS Inverter First-Order DC Analysis




CMOS Inverter Load Characteristics




CMOS Inverter VTC




Simulated Inverter VTC (hspice)




Switching Threshold as a Function of Transistor Ratio




VTC as a function of VDD




Impact of Sizing




Impact of Process Variations




DC Operation Voltage Transfer Characteristic



Mapping between analog and digital signals



Definition of Noise Margins




Example: CMOS Inverter DC Properties

- $V_{OH} = V_{DD} = 2.5V$
- $V_{OL} = 0V$
- $V_{IL} = 1.05V$
- $V_{IH} = 1.45V$
- $N_{MH} = 1.05V$
- $N_{ML} = 1.05V$
- $V_M = 1.2V$


17

Regenerative Property




18

Regenerative Property



A chain of inverters




Simulated response

19


Propagation Delay




Computing the Capacitances




CMOS Inverter: Transient Response




Delay Definitions



CMOS Inverter Propagation Delay



Transient Response




25

Design for Performance

- Keep capacitances small
- Increase transistor sizes
 - watch out for self-loading!
- Increase V_{DD}


26

Delay as a function of V_{DD}




27

Device Sizing




28

NMOS/PMOS ratio




Impact of Rise Time on Delay





$$t_p = t_{step(i)} + ht_{step(i-1)}$$

Fan-in and Fan-out



Ring Oscillator



$$T = 2 \times t_p \times N$$

CMOS Properties

- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation (ignoring leakage current)
- Direct path current during switching