






Sequential Logic





Memory Cell





- + simple
- + area
- fast?


- charge leaks
- Float \Rightarrow noise
- Diffusion \leftarrow
- V_t drop





+ Restore weak D
 + Capacitive Conn D
 - noise



SRAM cell α -release!Read: \bar{Q} Write: $D \leftarrow \text{value}$
 $\text{CLK} \leftarrow 1$


- careful sizing (gate B's pmos, nmos vs D)

\Downarrow clock period

- Delay

+ robust

SRAM Cell (Mux-based Latch)




positive

optional path



negative latch





positive latch

+ Robust ++

+ Popular


- area

- more load on CLK




gate sizing


SRAM



SRAM




Sizing SRAM cell



Proper write: N1 has to be stronger than P1


proper read: N2 ~ ~ ~ N1

Flip-Flops (Edge Triggered)



CLK : 0	D → Qm	Q hold
CLK	Dx Qm hold	Qm → Q
CLK 1	Dx Q hold	Q follows Qm → Q hold

FF



Timing Properties


7.2.4 Low Voltage Static Latches

Dual/multiple V_t process






$$V_{dd} = 1V$$

$$V_{t-low} = 0.2V$$


$$V_{t-high} = 0.4V$$




Purely low- V_t



FF w/ Sleep Transistors (dual V_t)



Dynamic Latches




$clk = 0$ Master hold Slave Transparent
 $clk = \text{fall}$ Trngy hold

$$t_{setup} = t_{inv} + t_{tx}$$



$$t_{c-q} = t_{inv} + t_{tx}$$

$$t_{hold} < 0$$



0-0 overlap 1-1 overlap $t_{11overlap} < 2t_{tx} + 2t_{inv}$

Dual Edgetriggered Registers



- + global clk freq $\times \frac{1}{2}$
- CLK load 2x
- area increase (register area)

Dynamic Dual Gate Reg




Fig 7-29

C^2MOS





Fig 7-26
7-27

0-0 overlap $CLK = \overline{CLK} = 0$

1-1 overlap $CLK = \overline{CLK} = 1$

7.4.1 Pulsed Register

idea: get rid of $\overline{\text{CLK}}$ as global signal



+ use simple latch as register

+ no skew problems on $\overline{\text{CLK}}$

⇒ race conditions go away (D running over q)

+ enables time borrowing