






Sequential Logic





Memory Cell





- + simple
- + area
- fast?

- charge leaks
- Float \Rightarrow noise
- Diffusion \leftarrow
- V_t drop






+ Restore weak D
 + Capacitive Conn D
 - noise



SRAM cell α -release!



Read: \bar{Q}

Write: $D \leftarrow \text{value}$
 $\text{CLK} \leftarrow 1$


- careful sizing (gate B's pmos, nmos vs D)

\Rightarrow clock period


- Delay

+ robust

SRAM Cell (Mux-based Latch)



optional path





+ Robust ++


+ Popular

- area


- more load on CLK




SRAM



SRAM




Sizing SRAM cell



Proper write: $N1$ has to be stronger than $P1$


proper read: $N2 \sim \sim \sim N1$

Flip-Flops (Edge Triggered)



CLK : 0	D → Qm	Q hold
CLK	Dx Qm hold	Qm → Q
CLK 1	Dx Q hold	Q follows Qm → Q hold

FF



Timing Properties


7.2.4 Low Voltage Static Latches

Dual/multiple V_t process






$$V_{dd} = 1V$$

$$V_{t-low} = 0.2V$$

$$V_{t-high} = 0.4V$$



Purely low- V_t



FF w/ Sleep Transistors (dual V_t)

