



Sequential Logic




Flip-Flop

Latch


Reg

clock edge


Memory Cell




+ simple
+ area
fast?





- charge leaks
- Float $\Rightarrow$ noise
- Diffusion $\leftarrow$
- V_t drop






+ Restore weak D
 + Capacitive Conn D
 - noise



SRAM cell α -release!




Read: $\bar{Q}$

Write: $D \leftarrow \text{value}$
 $CLK \leftarrow 1$

- careful sizing (gate B's pmos, nmos vs D)
 $\Rightarrow$ clock period

- Delay
 + robust

SRAM Cell (Mux-based Latch)




+ Robust +


+ popular

- area


- more load on CLK




SRAM



SRAM




Sizing SRAM cell



Proper write: $N1$ has to be stronger than $P1$

proper read: $N_2 \sim \sim \sim N_1$

Flip-Flops (Edge Triggered)



pos


pos

CLK

CLK

CLK : 0	D → Qm	Q hold
CLK 	Dx Qm hold	Qm → Q
CLK 1	Dx Q hold	Q follows Qm → Q hold

FF



Timing Properties