





Sequential Logic




Memory Cell




+ simple
+ area
fast?





- charge leaks
- Float $\Rightarrow$ noise
- Diffusion $\leftarrow$
- V_t drop






+ Restore weak D
 + Capacitive Conn D
 - noise



SRAM cell α -release!




Read: $\bar{Q}$

Write: $D \leftarrow \text{value}$
 $\text{CLK} \leftarrow 1$

- careful sizing (gate B's pmos, nmos vs D)
 $\Rightarrow$ clock period

- Delay
 + robust

SRAM Cell (Mux-based Latch)





+ Robust +

+ popular


- area

- more load on CLK



gate sizing

SRAM



SRAM

