





Sequential Logic



Memory Cell



- + simple

- + area


- fast?


- charge leaks

- float \Rightarrow noise



- diffusion

- V_t drop






+ Restore weak D
+ capacitive conn D
- noise



SRAM cell α -release!



Read: \bar{Q}

Write: $D \leftarrow \text{value}$

$\text{CLK} \leftarrow 1$


- Careful sizing (gate B's pmos, nmos
vs D)

clock period

- Delay

+ robust

SRAM Cell (Mux-based Latch)






optional path

+ Robust ++


+ Popular

- area

- more load on CLK



SRAM



SRAM

