






Ratioed Logic (Pseudo-nmos) ^{#263}



- Robustness $\times V_{OL} > 0$
- Static power
- + Reduced $\#$ tr
- + Higher performance: $c_{eq} \downarrow$



Ratiosed Logic: sizing W_p




$$k_n ((V_{dd} - V_{tn}) V_{ol} - \frac{1}{2} V_{ol}^2)$$

$$= -k_p ((-V_{dd} - V_{tp}) V_{dsatp} - \frac{1}{2} V_{dsatp}^2)$$

$$V_{ol} \approx \frac{-k_p}{k_n} \frac{(-V_{dd} - V_{tp}) V_{dsatp}}{V_{dd} - V_{tn}}$$


$$V_{ol} \propto \frac{-k_p}{k_n} = \left| \frac{\mu_p W_p}{\mu_n W_n} \right|$$



Ratioed Logic: Static Pwr

$$P_{\text{static}} = V_{dd} \cdot I \Big|_{V_{out} = V_{ol}}$$

$$= V_{dd} \cdot \left| k_p (-V_{dd} - V_{tp}) V_{dsatp} - \frac{1}{2} V_{dsatp}^2 \right|$$





NOR

area
✓delay/noise
✓

NAND





DCVSL: Differential Cascade Voltage Switch Logic



$$\text{out} = \overline{A \cdot B}$$

$$\overline{\text{out}} = \overline{\overline{A \cdot B}} = \overline{A + B}$$




p268
Fig 6-31

DCVSL



- + Reduces # tr
 - + Rail-to-Rail voltage swing
 - + No static pwr
 - + differential logic
 - + share tr
- still rationed
 - Design complexity

$$\text{out} = A\bar{B} + \bar{A}B = \overline{A \cdot B} + AB$$



$$\overline{\text{out}}_1 = \bar{A}\bar{B} + AB = \overline{A\bar{B} + \bar{A}B}$$



Pass Transistor Logic



$$F = A \cdot B$$



+ Reduce # tr

+ No pmos


+ No static pwr

- Voltage swing
noise margin

- input imp



- delay

PTL Body Effect



$$V_t = V_{t0} + \gamma \left(\sqrt{2\phi_B + (V_{sd} - V_t)} - \sqrt{2\phi_B} \right)$$

$$V_t > V_{t0}$$



slow: V_t

Cascade Pass tr

$$F = A \cdot B \cdot C$$

