





# Ratioed Logic (Pseudo-nmos) <sup>#263</sup>



- Robustness  $\times V_{OL} > 0$
- Static power
- + Reduced # tr
- + Higher performance:  $c_{eq} \downarrow$



# Ratiosed Logic: sizing $W_p$




$$k_n ((V_{dd} - V_{tn}) V_{ol} - \frac{1}{2} V_{ol}^2)$$

$$= -k_p ((-V_{dd} - V_{tp}) V_{dsatp} - \frac{1}{2} V_{dsatp}^2)$$

$$V_{ol} \approx \frac{-k_p}{k_n} \frac{(-V_{dd} - V_{tp}) V_{dsatp}}{V_{dd} - V_{tn}}$$


$$V_{ol} \propto \frac{-k_p}{k_n} = \left| \frac{\mu_p W_p}{\mu_n W_n} \right|$$



# Ratioed Logic: Static Pwr

$$P_{\text{static}} = V_{dd} \cdot I \Big|_{V_{out} = V_{ol}}$$

$$= V_{dd} \cdot \left| k_p (-V_{dd} - V_{tp}) V_{dsatp} - \frac{1}{2} V_{dsatp}^2 \right|$$



NOR



area  
✓

delay/noise  
✓

NAND



# DCVSL: Differential Cascade Voltage Switch Logic



$$\text{out} = \overline{A \cdot B}$$

$$\overline{\text{out}} = \overline{\overline{A \cdot B}} = \overline{A + B}$$

