




Long ch vs Sh ch





Long channel (no vel sat)


$$I_1 = I_2$$

Short ch $I'_1 < I'_2$





Speedup Tech CMOS



High-fan-in gates
BAD Idea

$$t_{PHL} = 0.69 \times [C_1 R_1 + C_2 (R_1 + R_2) + C_3 (R_1 + R_2 + R_3) + C_L (R_1 + R_2 + R_3 + R_4)]$$

assume $R = R_1 = R_2 = \dots$

$$t_{PHL} = 0.69 \cdot R(C + 2C + 3C + 4C_L)$$


$$= 0.69 \cdot R C (1 + 2 + 3 + \dots + N)$$

N : fanin

$$\frac{t_{PLH}}{t_{PHL}} = \textcircled{1} \times N$$

$$C_L \gg C_1, C_2, C_3$$

t_p as a Function of Fan-In





Gates with a fan-in greater than 4 should be avoided.

linear

Fast Complex Gates: Design Technique 1


- Transistor sizing
 - as long as fan-out capacitance dominates
- Progressive sizing




Can reduce delay by more than 20%; decreasing gains as technology shrinks

Fast Complex Gates: Design Technique 2

- Transistor ordering




delay determined by time to discharge C_L , C_1 and C_2



delay determined by time to discharge C_L


Fast Complex Gates: Design Technique 3

- Alternative logic structures




Fast Complex Gates: Design Technique 4

- Isolating fan-in from fan-out using buffer insertion



Buffer Example

$$\mathcal{G}_{\text{NAND}} = \frac{4}{3}$$



$$\text{Delay} = \sum_{i=1}^N (p_i + g_i \cdot f_i) \quad (\text{in units of } \tau_{inv})$$

For given N : $C_{i+1}/C_i = C/C_{i-1}$

To find N : $C_{i+1}/C_i \sim 4$

How to generalize this to any logic path?