



Combinational vs. Sequential Logic



Combinational


$$\text{Output} = f(\text{In})$$



Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$

Static Complementary CMOS







PUN and PDN are **dual** logic networks

Combinational Logic Ch6




Static CMOS

— PUN and PDN EXCLUSIVE


⇒ out conn EITHER V_{dd} or GND



Logic Gates



$$\overline{A \cdot B}$$




$$\overline{A + B}$$




$$\overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A + B}}$$

$$\overline{\overline{A} + \overline{B}} = \overline{\overline{AB}}$$



NAND Gate (Static, Comp Mos)



A	B	f
0	0	1
0	1	1
1	0	1
1	1	0

- Dual networks (Series \leftrightarrow parallel)
- Inverting logic
- AND logic? add inv to out
- N inp func $\rightarrow 2^N$ tr

Complex CMOS func

$$F = D + A \cdot (B + C)$$

