



# Source - Drain Resistance



$R_{SD}$ :  $V_{GS} \downarrow$   $V_{DS} \downarrow$   $V_{BS} \downarrow$   
 $I_{DS} \downarrow$  DIBL  $V_T \uparrow$   
 CLM



$$R_{S,D} = \frac{L_{S,D}}{w} \cdot R + R_c$$

$\swarrow$   
 sheet resistance

## Scaling Revisited

$$(w, L, t_{ox}, X_j, w_{dep}) = \frac{1}{S} (w, L, t_{ox}, X_j, w_{dep})$$

# MOS Structure Cap

(i) Intrinsic cap




Cut-off region

$$C_g = W \times L \times (C_{ox} \parallel C_{dep})$$

$$\approx WL C_{dep}$$

$$(C_{gs} = C_{gd} = 0, C_{gb} = WL C_{dep})$$




$$C_g = W \times L \times C_{ox}$$

$$(C_{gs} = C_{gd} = \frac{1}{2} WL C_{ox}, C_{gb} = 0)$$

at low drain biases

# Intrinsic MOS Cap (Cont)




$$C_g = \frac{2}{3} WL C_{ox}$$

$$(C_{gs} = \frac{2}{3} WL C_{ox}, C_{gd} = C_{gb} = 0)$$


# MOS Capacitance

(ii) Parasitic Mbs Cap



$$C_{gs0} = C_{gd0} = \underbrace{W \cdot x_d \cdot C_{ox}}_{= WC_0}$$

$C_{if}, C_{of}$  : fringe Cap



$$C_{bottom} = C_j \cdot w \cdot L_s \quad \frac{\epsilon_{si}}{w \cdot x_j}$$

$$C_{sw} = C'_{jsw} (2L_s + w) \\ = C_{jsw} (2L_s + w)$$