Germanium-on-SOI Infrared Detectors for Integrated Photonic Applications

Steven J. Koester, Senior Member, IEEE, Jeremy D. Schaub, Member, IEEE, Gabriel Dehlinger, and Jack O. Chu

(Invited Paper)

Abstract—An overview of recent results on high-speed germanium-on-silicon-on-insulator (Ge-on-SOI) photodetectors and their prospects for integrated optical interconnect applications are presented. The optical properties of Ge and SiGe alloys are described and a review of previous research on SOI and SiGe detectors is provided as a motivation for the Ge-on-SOI detector approach. The photodetector design is described, which consists of lateral alternating p- and n-type surface contacts on an epitaxial Ge absorbing layer grown on an ultrathin-SOI substrate. When operated at a bias voltage of $-0.5 \text{ V}$, $10 \mu \text{m} \times 10 \mu \text{m}$ devices have dark current $I_{\text{dark}}$, of only $\sim 10 \text{ nA}$, a value that is nearly independent of finger spacing $S$, between $S = 0.3 \mu \text{m}$ and $1.3 \mu \text{m}$. Detectors with $S = 1.3 \mu \text{m}$ have external quantum efficiencies $\eta$ of 52% (38%) at $\lambda = 895 \text{ nm}$ (850 nm) with corresponding responsivities of $0.38 \text{ A/W}$ (0.26 A/W). The wavelength-dependence of $\eta$ agrees fairly well with expectations, except at longer wavelengths, where Si up-diffusion into the Ge absorbing layer reduces the efficiency. Detectors with $10 \mu \text{m} \times 10 \mu \text{m}$ area and $S = 0.6 \mu \text{m}$ have $-3$-dB bandwidths as high as 29 GHz, and can simultaneously achieve a bandwidth of 27 GHz with $I_{\text{dark}} = 24 \text{ nA}$, at a bias of only $-1 \text{ V}$, while maintaining high efficiency of $\eta = 46\%$ (33%), at $\lambda = 895 \text{ nm}$ (850 nm). Analysis of the finger spacing and area-dependence of the device speed indicates that the performance at large finger spacing is transit-time-limited, while at small finger spacing, $RC$ delays limit the bandwidth. Methods to improve the device performance are presented, and it is shown that significant improvement in the speed and efficiency both at $\lambda = 850$ and 1300 nm can be expected by optimizing the layer structure design.

Index Terms—Germanium, optoelectronic devices, photodetectors, silicon-on-insulator (SOI) technology.

I. INTRODUCTION

A S bandwidth requirements for high-performance servers continue to rise, the incorporation of optical components to replace conventional copper interconnects for local I/O functions is being emphasized greatly [1]. The reason is that the traditional copper links cannot transmit longer than a few meters once the data rates increase beyond several gigabits per second per channel. Furthermore, the edge connector density is restricted using copper interconnects, placing an upper limit on the overall system performance. Not only would highly parallel optical data links offer superior performance in terms of bandwidth-length product, but as the data rates scale these links should also increase the overall interconnect density, reduce power dissipation, and improve synchronization. The transition to optical interconnects is expected to occur first at the rack-to-rack level. However, as bandwidth requirements continue to increase, optical solutions will also be needed for board-to-board and eventually chip-to-chip interconnects [2].

Conventional high-speed fiber-optic components mainly utilize compound semiconductors (mostly III–V) due to their excellent light-emission and absorption properties, as well as the wide range of alloys and heterostructures that can be used to precisely optimize device performance in a given system application. Unfortunately, compound-semiconductor devices are generally too costly for utilization in server-based optical interconnects, due to the overhead associated with manufacturing optical components in a separate facility, as well as the costs associated with packaging and assembling the hybrid III–V/complementary metal-oxide-semiconductor (CMOS) interconnect subsystem. When combined with CMOS electronics, III–V-based systems also tend to suffer performance degradation due to packaging parasitics and the crosstalk associated with wire-bond leads.

For these reasons, the interest in utilizing Si-based optical components to realize a fully monolithic solution for high-performance optical interconnects is on the rise [3]. A potential advantage of monolithic integration is reduced cost, which results from the lower starting material costs, as well as the ability to leverage the volume manufacturing infrastructure of Si processing. Integrated optical interconnects could also improve performance by eliminating the parasitics and noise associated with hybrid packaging technology, and may eventually lead to the realization of higher interconnect densities.

Unfortunately, the poor optical properties of Si have so far precluded the development of several key components needed for integrated optical interconnects. In particular, for receivers, weak absorption in the infrared region makes it difficult to realize high-performance photodetectors in Si. For example, at a wavelength $\lambda = 850 \text{ nm}$, the most promising platform for near-term optical interconnects due to the low cost of multimode fiber and the availability of relatively inexpensive GaAs vertical cavity surface-emitting laser (VCSEL) emitters, Si has a very low absorption coefficient of $600 \text{ cm}^{-1}$ [4], as shown in Fig. 1. The corresponding absorption depth $\alpha^{-1}$ of $17 \mu \text{m}$ makes it difficult to overcome the fundamental speed/responsivity tradeoffs associated with photodetector devices. Furthermore, Si is
transient at $\lambda = 1300$ and 1550 nm, wavelength platforms that are standard for long-distance fiber-optic communications, but which could also be useful for future high-performance short-distance interconnects.

In recent years, Si$_{1-x}$Ge$_x$ has been successfully incorporated into both bipolar and CMOS transistor-based manufacturing technologies [5]. However, Si$_{1-x}$Ge$_x$ has a number of benefits for photonic applications as well, not the least of which is an increased absorption coefficient and absorption edge at longer wavelengths compared to Si [6]. Unfortunately, as shown in Fig. 1, the absorption advantages gained by Si$_{1-x}$Ge$_x$ do not become significant until rather high Ge concentrations are reached, and that the strongest absorption occurs in pure Ge layers [7]. To illustrate this point more clearly, Fig. 2(a) shows the Si$_{1-x}$Ge$_x$ absorption depth plotted as a function of the Ge concentration $x$, for three different wavelengths important for fiber-optic links. The plot shows that at $\lambda = 850$ nm, $\alpha^{-1}$ is improved by only a factor of 1.5 in Si$_{0.1}$Ge$_{0.9}$ alloys compared to Si, and even for Si$_{0.5}$Ge$_{0.5}$ the absorption depth is still $\sim 4 \mu$m, roughly only a factor of 4 smaller than Si. Similarly, at $\lambda = 1300$ nm, the absorption depth is over 100 $\mu$m at $x = 0.7$. In contrast, pure Ge has an absorption depth less than 300 nm at $\lambda = 850$ nm, a factor over 50 times shorter than Si at the same wavelength. At $\lambda = 1300$ nm, $\alpha^{-1}$ is about 1 $\mu$m in Ge, close to the same as that in GaAs at $\lambda = 850$ nm. Pure Ge even absorbs at $\lambda = 1550$ nm, though the absorption depth ($\alpha^{-1} \sim 10 \mu$m) is only slightly less than Si at $\lambda = 850$ nm.

The Ge-concentration dependence of the absorption properties can be understood by an examination of Fig. 2(b), which plots the calculated energy gaps associated with various valence-to-conduction-band transitions in Si$_{1-x}$Ge$_x$ as a function of $x$ [8]. The plot shows that while the energy associated with the $\Gamma$-point transition has a very weak Ge-concentration dependence, the indirect L-point and the direct $\Gamma$-point transition energies decrease rapidly at high Ge concentrations. This dependence explains why, at low $x$, the absorption coefficient at $\lambda = 850$ nm is a very weak function of $x$, but increases more rapidly at higher $x$ as L- and $\Gamma$-point absorptions take effect. At $\lambda = 1300$ nm, even higher Ge concentrations are needed for the upper conduction-band transitions to take effect, with L- and $\Gamma$-point transitions not allowed until $x \gtrsim 0.8$ and 0.9, respectively.

From the above discussion, it is clear that the high absorption coefficient in Ge makes it an extremely attractive material for use in high-performance infrared detectors. In addition to its absorption advantage, Ge also has improved mobilities compared to Si, with intrinsic bulk electron and hole mobilities of 3900 and 1900 cm$^2$/V$\cdot$s, respectively. The mobility advantage should not only improve the device speed compared to Si, but also allow operation at low voltages, a key priority for integrated detector applications.

Despite the advantages described above, Ge can be a challenging material to integrate into a CMOS in the manufacturing environment. The main difficulty is the 4.2% lattice mismatch between Si and Ge, which can cause rough growth and lead to high defect densities in epitaxial films grown on Si [9]. The process temperatures for Ge and Si devices could also be incompatible since Ge melts at 934°C, and dopant diffusion is generally much faster in Ge than in Si. Finally, for detector applications, excess dark current is a major concern, not only due to the low band gap of Ge (0.66 eV at room temperature), but also due to the defects mentioned earlier, and the known surface passivation difficulties of Ge [10]. In recent years, many of the above-mentioned difficulties have been overcome to varying extents, and the status of Ge-on-Si technology, as well as the remaining challenges, will be discussed in later sections.

In this paper, we describe our approach toward realizing an optimized Ge photodetector that can allow high-performance
operation suitable for integrated optical interconnect applications. The approach, based upon Ge-on-silicon-on-insulator (Ge-on-SOI) technology, allows the demonstration of photodetectors that provide nearly all of the characteristics desirable for integrated optoelectronic receivers, and could be practical for near-term 10- and 40-Gb/s optical interconnects applications. The detectors also have good potential for extendibility to higher speeds and operation at longer wavelengths.

In the following sections, we first discuss the performance requirements for integrated photodetectors, and review recent developments in Si- and Ge-based high-performance photodetectors. Then, we describe the design and fabrication strategy of our Ge-on-SOI detectors approach. The dc and high-frequency properties of these devices are described next, followed by an assessment of the overall performance figures of merit. Finally, we discuss possible methods of improving the device design to allow even higher performance in the future.

II. BACKGROUND

A. Performance Requirements for Integrated Detectors

As a preface to describing previous work on Si and Ge photodetectors, it is beneficial to review the performance requirements of photodetectors to be used for integrated receiver applications. First, it is important that the devices are capable of high-speed operation, particularly in order to accommodate the anticipated bit rates of future optical interconnect applications. Considering that optoelectronic interconnects utilizing hybrid detectors have already been demonstrated [2], it is essential that integrated devices operate at 10 Gb/s with a foreseeable path to at least 40-Gb/s operation in the future. Together with high-speed operation, the devices must have reasonable responsivity in order to maintain acceptable signal-to-noise ratio and ease performance and noise constraints on amplifier circuitry. For datacom applications, to achieve adequate receiver sensitivity, photodiode responsivities must be $\gtrsim 0.1 \text{ A/W}$ [11], corresponding to external quantum efficiencies $\eta$ of 15%, 10%, and 8% at $\lambda = 850$, 1300, and 1550 nm, respectively. Dark current in the integrated photodetectors is an important issue, since the shot noise associated with this leakage current can increase the bit error rate (BER). In typical detectors, dark currents less than $1 \mu A$ are desirable, though a precise value of the required dark current depends upon the speed of operation and the amplifier design. An often-overlooked requirement of integrated detectors is low-voltage operation. It would be desirable for the detector and CMOS circuitry to operate on a single power supply. This requirement essentially restricts the bias voltage to $< 5 \text{ V}$, and for advanced CMOS generations, to biases as low as 1 V.

B. Bulk Si Detectors

A number of bulk Si photodetector geometries have been reported in the literature [11]–[14]. A good example of the performance of bulk Si detectors designed for integrated receiver applications is described in [11], where a lateral p-i-n photodetector was fabricated on a high-resistivity bulk Si substrate. Those detectors had a high external quantum efficiency of $\eta = 85\%$ at $\lambda = 850$ nm. However, even at a bias of $-10 \text{ V}$ ($-30 \text{ V}$), $-3$-dB bandwidths of only 124 MHz (234 MHz) were obtained. This is a direct result of the long absorption depth in Si, where a majority of the electron–hole pairs are generated deep within the substrate, far from the high-field drift region generated by the surface electrodes. A novel approach to improving bulk detectors was described by Yang et al. [14], who demonstrated a lateral trench detector (LTD) that consisted of a lateral p-i-n detector with $7-\mu \text{m}$-deep trench electrodes designed to maintain a uniform electric field deep within the absorbing region. These detectors were able to simultaneously show high efficiency ($\eta = 68\%$) and high-speed operation (3 GHz) at $\lambda = 670$ nm. However, at longer wavelengths of 850 nm, the devices still suffered from degraded bandwidth due to carrier generation and collection below the electrodes.

C. SOI Detectors

The use of SOI substrates has been investigated extensively to improve the performance of Si-based photodetectors [11], [15]–[22]. This technique is particularly attractive given the widespread acceptance of SOI technology as a platform for high-performance CMOS [23]. The main benefit gained by using SOI is that the buried insulator can be used to prevent carriers generated in the substrate (below the oxide) from reaching the surface electrodes above the oxide. The index contrast offered by the buried oxide has the additional advantage that it can reflect a portion of the incident light back into the absorbing layer, thus improving efficiency.

Perhaps the best example of speed improvements that can be gained using SOI photodetectors has been shown by Liu et al. [15], who demonstrated metal–semiconductor–metal (MSM) detectors on thin SOI substrates with bandwidth as high as 140 GHz. However, these results also reveal a fundamental difficulty with the SOI approach, which is low responsivity due to the thin absorbing region. The devices in [15], which used an absorbing layer of 200 nm, had external quantum efficiencies of only 2.0% and 0.87%, at $\lambda = 650$ and 780 nm, respectively. SOI detectors with thicker absorbing layers have been reported in [22]. Predictably, the thicker absorbing layer improved the efficiency (to 24% at $\lambda = 840$ nm), but also resulted in a reduced bandwidth of 3.4 GHz.

One approach to improving the bandwidth–efficiency product in Si photodetectors is to utilize novel detector geometries to decouple the transport and absorption lengths in the detector. The LTD geometry described earlier is one such technique, and when fabricated on SOI wafers, circular LTD detectors with 75 $\mu \text{m}$ diameter [19] have produced values of $\eta = 51\%$ and 2-GHz bandwidth at $\lambda = 850$ nm, and bandwidths over 10 GHz, with comparable efficiency, have been realized in smaller area (14 $\mu \text{m} \times 17 \mu \text{m}$) detectors [20]. The waveguide detector geometry is another approach (commonly used for integrated photonics in III–V materials) to decouple the transport distance from the absorption length in a low-capacitance configuration with thin absorbing layers. Recent demonstrations of these devices on SOI [17] have produced bandwidths of 15 and 8 GHz in
geometries producing external efficiencies of $\eta = 2\%$ and 12\%, respectively. The resonant-cavity detector design [24] is another technique that can be applied to Si detectors [25]–[27] to improve efficiency while maintaining a thin absorbing layer. Schaub et al. [27] reported an example of such detectors that utilized Si laterally grown over a Si/SiO$_2$ Bragg reflecting mirror stack. These devices produced a $-3$-dB bandwidth of 34 GHz, while displaying high quantum efficiency (up to $\eta = 42\%$) at wavelengths corresponding to sharp resonance peaks in the responsivity. However, in off-resonance conditions, the efficiency dropped by over an order of magnitude, suggesting that devices based upon the resonant-cavity design could be very sensitive to process-induced variations. Detectors with roughened [28] or grating [18] backside reflectors can accomplish much of the same effect as resonant-cavity structures, and 84-GHz-bandwidth devices with $\eta = 19\%$ at $\lambda = 850$ nm have been demonstrated using the latter technique [18].

D. SiGe and Ge Detectors

A second method for improving the bandwidth–efficiency product is to utilize an alternative material with increased absorption coefficient compared to Si. As described in the previous section, SiGe, and ideally, pure Ge absorbing layers are very promising materials to achieve enhanced absorption at $\lambda = 850$ nm, while having the additional benefit of extending the absorption edge to wavelengths beyond 1550 nm. Much of the early work on photodetectors utilizing SiGe involved the use of quantum well or strained-layer superlattice absorbing regions [29]–[35] because these structures can be grown pseudomorphically on Si substrates. Strained $\text{Si}_{1-x}\text{Ge}_x$ structures are useful because the strain reduces the band gap, allowing absorption at longer wavelengths for a given Ge concentration. However, for operation at $\lambda = 1300$ nm, these layers tend to have very low absorption, and typically require the use of a waveguide geometry in order to achieve high responsivity [34].

The concept of using relaxed Ge-on-Si as an absorbing layer for a photodetector was first proposed and demonstrated in the pioneering work of Luryi et al. [36]. However, not until recently has the Ge-on-Si concept been resurrected to study its potential for high-performance fiber-optic applications. Several approaches to the Ge-on-Si detector design have been investigated. In order to overcome the lattice-mismatch problem described in the previous section, a number of demonstrations of Ge detectors grown on graded buffer layers have been made, since these structures can greatly reduce the density of threading dislocations penetrating into the top layer [37]. Samavedam et al. [38] demonstrated vertical p-i-n devices with excellent dark current density of only 2 pA/$\mu\text{m}^2$ on graded buffer detectors, while lateral p-i-n geometries on graded buffers with $\eta = 49\%$ and 3.8-GHz bandwidth were demonstrated by Oh et al. [39]. However, devices on thick graded buffer layers could suffer from integration difficulties due to nonplanarity with the CMOS devices. Furthermore, though low defect density are needed for very large-scale integration (VLSI) CMOS applications, it is not clear whether elaborate defect-reduction techniques are needed for photodetectors.

For this reason, more recent work on Ge-on-Si detectors has focused on the use of thin buffer layers, or even direct growth of Ge on Si. Such structures are beneficial for integration due to the thinner layers used, and it has been found that reasonable defect densities ($\sim 10^7 \text{ cm}^{-2}$) can still be achieved in such structures when the layers are subjected to post-growth annealing, or grown in limited-area structures [40]. Initial demonstrations of direct-grown Ge-on-Si detectors were made by Colace et al. [41] and Masini et al. [42], as well as in [43], where lateral MSM devices were demonstrated with similar speed, responsivity, and dark current to devices grown on graded buffer layers. Vertical p-i-n photodiodes utilizing Ge on thin SiGe buffers were also demonstrated by Huang et al. [44] who reported devices with $\eta = 61\%$ and 8.1-GHz bandwidth using backside illumination at $\lambda = 1300$ nm.

Our previous work in this area was performed using Ge-onbulk-Si lateral p-i-n photodiodes with Ge layers of only $\sim 400$ nm [45]. Because of the thin absorbing layer and the transparency of Si at $\lambda > 1100$ nm, these devices were able to achieve bandwidths in excess of 15 GHz at $\lambda = 1300$ nm, and operated at extremely low voltage of $\sim 1$ V, but had low quantum efficiency of only 2.5\%. For operation at $\lambda = 850$ nm, the efficiency improved to $\eta = 30\%$, but the bandwidth was degraded due to absorption in the underlying Si, similar to the bulk Si devices described earlier. More details of these device results will be described in the following section. Very recently, the ultrathin Ge-on-Si approach was demonstrated in a vertical p-i-n photodiode by Jutzi et al. [46]. These devices had 39-GHz bandwidth and efficiency values of $\eta = 16\%$ at $\lambda = 1298$ nm, and $\eta = 2.8\%$ at $\lambda = 1552$ nm.

E. Summary of Previous Work

The results from the previous work described here clearly demonstrate that tremendous improvement in the performance of Si-based photodetectors can be achieved both from a device design perspective by using the SOI technology, and from a materials perspective by using the Ge absorbing layers. In the next section, we describe our approach toward combining the two technologies to produce Ge-on-SOI detectors that can simultaneously achieve nearly all of the performance requirements needed for integrated detector applications on Si, and provide an extendable platform that could lead to further performance enhancements in the future.

III. GE-ON-SOI PHOTODETECTORS

A. Device Description

The basic Ge-on-SOI photodetector device design used in the present paper is shown in Fig. 3. The device structure consists of a Ge absorbing layer directly on a thin SOI wafer. In this design, the high absorption coefficient of the Ge layer allows the absorbing region to be kept very thin, while the buried oxide serves to prevent any carriers generated in the underlying Si from reaching the top electrodes. The SOI layer is also kept as
thin as possible, not only to maintain maximum efficiency in the absorbing region, but also to minimize the amount of Si available for diffusion into the Ge layer upon subsequent annealing. This is an important feature of this design, since dilution of the Ge layer with even a small amount of Si can reduce the detector efficiency, especially at longer wavelengths. The device utilizes a lateral p-i-n geometry, which is favored over a vertical detector design for several reasons. First of all, the lateral design results in a planar contact scheme, which is simpler to integrate than a vertical structure. The top-side contacts also minimize the impact of defects that form at the lower Si–Ge interface as a result of the lattice mismatch between Si and Ge. The lateral p-i-n structure is also preferred over an MSM design to ensure that the dark current is kept as low as possible. Finally, the device has interdigitated metal fingers overlapping the implanted electrodes. The metal fingers, while blocking a portion of the incident light, considerably reduce the series resistance of the device, which is crucial for high-speed operation.

B. Fabrication

The fabrication of the photodetectors has already been described in detail [47]. Briefly, the layer structure was grown by ultrahigh vacuum chemical vapor deposition (UHV-CVD) directly on an ultrathin (15 nm) SOI substrate with buried oxide thickness of 140 nm. The epitaxial layer structure consisted of a 30-nm Si buffer layer, followed by a thick Ge layer. SEM inspection indicated that the combined thickness of the Si and Ge layers was ~400 nm. After growth, the layer structure was subjected to thermal cyclic annealing to reduce the density of threading dislocations [40]. In all, during this step, the accumulated thermal budget was 900 °C for 1 h, and the threading dislocation density was reduced from ~1 × 10⁹ cm⁻² before annealing to ~1 × 10⁸ cm⁻² after annealing. In addition to reducing the dislocation density, the annealing also improved the mobility. Hall measurements on the as-grown sample indicated p-type conduction with hole mobility of 710 cm²/V·s, while after annealing the mobility improved to 1140 cm²/V·s [48].

The devices were fabricated by first defining square mesas with areas $A$ of 10 μm × 10 μm, 20 μm × 20 μm, and 30 μm × 30 μm. Oxide was then deposited on the sidewalls in a self-aligned manner (as shown in Fig. 3) to prevent leakage arising from the metal fingers overlapping the edges of the devices. The device fabrication was completed by the formation of the n- and p-type implants, activation, and patterning of Ti/Al (30/150 nm) contact metal. No antireflection coating (ARC) was used. For the devices described in this paper, the following device dimensions have been utilized. The electrode spacing $S$, defined as the distance between the edges of adjacent n- and p-type implants, ranges from 0.3 to 1.3 μm. The implanted region width $W$, and the metal finger width $W_f$, have both been kept fixed at values of 0.3 and 0.2 μm, respectively. The metal fingers are nominally centered within the boundaries of the implanted regions. An SEM micrograph of a completed 20 μm × 20 μm device with $S = 0.3$ μm is shown in Fig. 4.

C. DC Characteristics

Fig. 5 shows a plot of the dark current $I_{dark}$ versus the bias voltage $V_b$, for 10 μm × 10 μm detectors with finger spacing $S$, ranging from 0.3 to 1.0 μm. All the devices show diode-like behavior, with rectifying current–voltage characteristics and very similar current at forward bias. The reverse leakage current has a strong bias dependence that scales roughly with the finger spacing, particularly in the range of $S = 0.3$ to 0.5 μm. The
dark current increases with decreasing $S$ at $|V_b| > 0.5$ V, but at sufficiently low bias, $I_{\text{dark}}$ is relatively independent of $S$. The photocurrent for the different devices is also shown in Fig. 5. For these measurements, the devices have been overfilled with 822-nm light using a lensed, 50-µm-core multimode fiber. The total power exiting the fiber was 125 µW. As shown in the figure, the photocurrent is nearly independent of bias, and decreases slightly for smaller finger spacing due to the greater shadowing from the metal fingers, an effect that will be described in more detail later.

In order to highlight the significance of the bias dependence of the dark current, Fig. 6 shows a plot of the photocurrent and the dark current versus $S$ at different values of $V_b$. The plot shows that at $V_b = -2$ V, $I_{\text{dark}}$ increases significantly with decreasing finger spacing, becoming comparable to the photocurrent at $S = 0.3$ µm. However, at $V_b = -0.5$ V, $I_{\text{dark}}$ is considerably lower, and essentially independent of $S$. Even for detectors with $S = 0.3$ µm, a dark current of only 13 nA is obtained at $V_b = -0.5$ V. This current value is over three orders of magnitude lower than the photocurrent at 125-µW incident power. The ability to reduce the dark current at low bias voltages is important, since, as will be shown later, devices with $I_{\text{dark}}$ magnitude lower than the photocurrent at 125-µW light using a lensed, 50-µm-core multimode fiber. 

Fig. 7 shows that, as expected, due to the buried oxide, the quantum efficiency of a Ge-on-SOI detector shown in Fig. 7.

![Fig. 6. Plot of the dark current and the photocurrent as a function of finger spacing for two different applied bias voltages $V_b$. The dark current is essentially independent of finger spacing at $V_b = -0.5$ V.](image)

![Fig. 7. Measured external quantum efficiency for a Ge-on-SOI detector with 30-µm × 30-µm area and finger spacing $S = 1.3$ µm. Also shown is the calculated efficiency with and without a SiN$_x$ $(n = 2)$ ARC. The calculated results have been scaled by a factor of 0.87 to account for the shadowing from the metal fingers.](image)

![Fig. 8. Diagram of layer stack utilized for transmission matrix calculations of the detector quantum efficiency shown in Fig. 7.](image)
suggests that the operating range of these detectors can be extended to longer wavelengths, and that the layer structure can be optimized to achieve higher speeds at shorter wavelengths. Further details of the device design optimization are provided in the next section.

For wavelengths in the range of 600 nm < \( \lambda < 1200 \) nm, a reasonably good agreement between the model and the experiment is obtained. However, for \( \lambda > 1200 \) nm, the measured quantum efficiencies become much lower than the values predicted by the model. For instance at \( \lambda = 1300 \) nm, \( \eta \) is only 3.4% compared to the predicted value of \( \eta = 9.3% \). To understand the origin of the discrepancy at longer wavelengths, the results from Fig. 7 have been expanded and plotted on a log scale in Fig. 9. The plot shows that the deviation between the simulated and the measured responses gets larger with increasing wavelength up to \( \lambda \sim 1400 \) nm, beyond which the device responsivity can no longer be measured. However, the model predicts that this cutoff should not occur until \( \lambda > 1600 \) nm. In our earlier studies, we postulated that this discrepancy occurs due to Si diffusion into the Ge absorbing region during the high-temperature cyclic annealing utilized to reduce the defect density [47]. Despite the fact that the degree of up-diffusion has not been measured directly, if we assume that the absorption is primarily dominated by the \( \Gamma \)-point transition in Ge, then the change in the cutoff wavelength can be used to estimate the amount of Si in the Ge absorbing region. The plot in Fig. 9 shows that the cutoff wavelength corresponds to a 0.14-eV higher \( \Gamma \)-point transition energy \( E_{G(\Gamma)} \) than that predicted for pure Ge. Since Fig. 2(b) predicts that \( E_{G(\Gamma)} \) increases by 25 meV for every 1% mole fraction of Si added to Ge, the atomic percentage of Si calculated to have diffused into the Ge layer from thermal annealing is 6%.

For high-speed applications, it is important that high efficiency can be maintained in devices with smaller finger spacings. However, the efficiency is expected to drop as \( S \) decreases, due to the increased shadowing from the metal fingers. Therefore, the quantum efficiency was measured for devices with smaller finger spacing, and the results are shown in Fig. 10. Here, \( \eta \) is plotted versus finger spacing for 30 \( \mu \)m \( \times 30 \) \( \mu \)m detectors at a single incident wavelength of \( \lambda = 822 \) nm. (It should be noted that this wavelength corresponds to a minimum in the \( \eta \) versus \( \lambda \) curve shown in Fig. 7.)

The results show that the quantum efficiency ranges between a minimum value of \( \eta = 23% \) at \( S = 0.3 \) \( \mu \)m, and a maximum value of \( \eta = 31% \) at \( S = 1.1 \) \( \mu \)m. To understand the finger spacing dependence better, the results have been modeled according to two functions. Model 1 assumes that shadowing only occurs under the metal fingers, while model 2 assumes that the carriers generated within the exposed n- and p-type implanted regions on either side of the metal fingers also do not contribute to the photocurrent. Mathematically, model 1 can be described by \( \eta \propto (S + W_i - W_m)/(S + W_i) \), while the formula for model 2 is \( \eta \propto S/(S + W_i) \). The results have then been fitted to the experimental data and plotted in Fig. 10. The fits clearly show that model 1 matches the data more closely than model 2, indicating that the exposed part of the implanted regions do not affect the quantum efficiency. This result is encouraging as it suggests that in optimized geometries even smaller electrode spacing may be possible before the onset of excessive shadowing limits the ability to obtain acceptable responsivities.

D. Pulse Response Characteristics

The high-frequency properties of the devices have been characterized extensively using impulse response measurements. A diagram of the setup used for these measurements is shown in Fig. 11. The devices were illuminated using a 850-nm modelocked Ti-sapphire laser, with a pulse width of 1–2 ps, pulse repetition rate of 13 ns, and a steady-state optical power of \( \sim 3 \mu \)W. The devices were contacted using a microwave probe, and the resulting photocurrent was measured using a high-speed oscilloscope with a 70-GHz sampling head. The data have been analyzed by performing a Fourier transform of the impulse response in order to determine the frequency-domain response. For the transformed frequency-dependent characteristics, the frequency response of the bias tee, the electrical probe, and the 12-in. cable resulted in a combined attenuation of just over 0.1 dB/GHz. Therefore, in order to make an accurate determination of the detector bandwidth, the response of these components...
were de-embedded from the frequency-dependent data reported in this paper.

The impulse response for a 10 µm × 10 µm detector with $S = 0.4 \mu m$ at $V_b = -1 V$ is shown in Fig. 12, where the voltage developed by the transient photocurrent across the 50-Ω input of the high-speed oscilloscope is plotted versus time. The response consists of a single sharp peak with full-width at half-maximum (FWHM) of only 14.8 ps. This result is in contrast to our previous results for Ge-on-bulk-Si detectors [45], where the main peak is accompanied by a longer time-scale response, associated with electron–hole pair generation in the Si substrate and subsequent slow diffusion of the deep carriers to the surface contacts. The pulse response for that device, which had similar dimensions ($A = 10 \mu m \times 10 \mu m$ and $S = 0.34 \mu m$) to the Ge-on-SOI device, is shown in the inset of Fig. 12.

In order to extract the bandwidth of the devices, the Fourier transform of the impulse response has been calculated and the response of the bias tee, probe, and cable de-embedded as described earlier. The resulting frequency response is shown in Fig. 13, where the curve has been normalized to equal 0 dB at a frequency of 10 MHz. Also shown in the figure is the (unde-embedded) transform of the Ge-on-bulk-Si detector pulse response shown in the inset of Fig. 12. In order to provide a consistent comparison, the un-de-embedded response of the Ge-on-SOI detector has also been included in the figure.

The de-embedded frequency response of the Ge-on-SOI device indicates a $-3$-dB bandwidth of 29 GHz, and a $-6$-dB bandwidth of 36 GHz at $V_b = -1 V$. The response shows very little attenuation at low frequencies, with only $\sim 1$ dB of attenuation at 20 GHz. However, due to the carrier generation in the underlying Si layer, the Ge-on-bulk-Si device shows significant attenuation at low frequencies, having $-3$- and $-6$-dB bandwidths of 1 and 6 GHz, respectively. The fact that the Ge-on-SOI device eliminates this low-frequency tail, and maintains a flat response over a broad frequency range, underscores the advantage of the Ge-on-SOI device design for high-speed operation at $\lambda = 850$ nm.

Fig. 14 shows the frequency response for 10 µm × 10 µm Ge-on-SOI detectors with a finger spacing of $S = 0.4 \mu m$ at $V_b = 0$, $-0.5$, and $-2.0 V$. The plot shows that the bandwidth saturates at very low bias voltages. At $V_b = -0.5 V$, the bandwidth is 27 GHz, which is nearly the same as the 29-GHz bandwidth obtained at $V_b = -2.0 V$. Even at $V_b = 0$, a bandwidth of 25 GHz is determined for these devices. Given the dark
current data shown in Fig. 6, these results are very significant as they indicate that our devices can maintain high speed while operating in a regime of low dark current. The excellent zero-bias operation also suggests that the detectors may be suitable for use in differential amplifier circuit configurations, which can reduce the noise and improve the BERs for sensitive receiver applications [49].

Impulse response measurements have also been performed on 10 µm × 10 µm detectors with different finger spacing. The results of these measurements for devices with S = 0.4 to 1.0 µm at Vb = −1 V are shown in Fig. 15(a). The plot shows that the FWHM increases with increasing finger spacing, from a value of 14.8 ps at S = 0.4 µm, to values of 16.2, 16.7, and 19.3 ps for devices with S = 0.6, 0.8, and 1.0 µm, respectively. The normalized frequency responses for the same devices are shown in Fig. 15(b). As expected from the pulse response measurements, the detectors with the smallest finger spacing have the highest bandwidths. The –3-dB bandwidths extracted from the data in Fig. 15(b) are 29, 27, 19, and 11 GHz, for devices with S = 0.4, 0.6, 0.8, and 1.0 µm, respectively.

Pulse response measurements for detectors with different areas are shown in Fig. 16. Fig. 16(a) shows the impulse response for detectors with A = 10 µm × 10 µm, 20 µm × 20 µm, and 30 µm × 30 µm, for a fixed finger spacing S = 0.6 µm at Vb = −1 V. The plot in Fig. 16(a) indicates that the device performance slows considerably with a larger detector size, with the FWHM increasing from 16.2 ps at A = 10 µm × 10 µm, to 22.3 and 30.1 ps for 20 µm × 20 µm and 30 µm × 30 µm detectors, respectively. Once again, the transform of the pulse response is shown in Fig. 16(b), where –3-dB bandwidths of 27, 19, and 11 GHz are extracted for devices with respective areas of 10 µm × 10 µm, 20 µm × 20 µm, and 30 µm × 30 µm.

Insight into the speed-limiting mechanisms of the detectors can be gained by an investigation of the finger spacing dependence of the bandwidth for different device areas. The results of this analysis are shown in Fig. 17, which shows log–log plots of the –3-dB bandwidth versus finger spacing for the three detector sizes at zero and high bias (|Vb| > 2 V). The results confirm the performance improvement with decreasing area, as at every finger spacing the bandwidth increases as the area decreases. However, the devices also show an interesting trend: with decreasing S, the bandwidth tends to increase, then reaches a maximum value, and subsequently starts to decrease again. Furthermore, the finger spacing at which the maximum occurs is different for each detector area. At zero bias, for A = 10 µm × 10 µm, the maximum bandwidth BWmax occurs for S = 0.4 µm, while at A = 20 µm × 20 µm and 30 µm × 30 µm, BWmax is achieved at S = 0.6 and 0.7 µm, respectively. At high bias, BWmax occurs at a larger finger spacing (S = 0.4, 0.7, and 0.8 µm, respectively) than at Vb = 0, and the bandwidth has a less-pronounced finger spacing dependence at high bias.

The results of Fig. 17 can be understood by modeling the speed-limiting mechanism as being affected by two factors, the transit-time delay and the RC delay. At zero bias, the transit time delay τt can be estimated as follows:

$$\tau_t = 0.5 \left( \frac{W_d^2}{V_{bi}} \right) \left( \frac{1}{\mu_e} + \frac{1}{\mu_h} \right)$$

where \(\mu_e\) and \(\mu_h\) are the respective electron and hole mobilities, \(W_d\) is the depletion width, and \(V_{bi}\) is the built-in voltage. In
a lateral p-i-n geometry, $W_d$ depends not only on $S$, but also on the absorbing layer thickness $t_{Ge}$. However, in the limit of $S \gg t_{Ge}$, $W_d$ approaches $S$, and so (1) can approximated by

$$\tau_t \approx 0.5 \left( \frac{S^2}{V_{hi}} \right) \left( \frac{1}{\mu_e} + \frac{1}{\mu_h} \right).$$

(2)

The relation in (2) assumes that transport is not limited by velocity saturation, a reasonable assumption at zero bias and large finger spacing. At high-bias voltages, the device operation approaches the opposite limit, where the transport is expected to be dominated by velocity saturation. Once again, assuming $W_d \rightarrow S$ for large $S$, the velocity-saturated transit time delay can be calculated as

$$\tau_t \approx 0.5 S \left( \frac{1}{v_{sat(e)}} + \frac{1}{v_{sat(h)}} \right).$$

(3)

where $v_{sat(e)}$ and $v_{sat(h)}$ are the saturated velocities for electrons and holes, respectively. Assuming that the transit-time-limited 3-dB bandwidth $BW_t$ equals $(2\pi \tau_t)^{-1}$, then (2) and (3) indicate that at zero bias $BW_t \propto 1/S^2$, and at high bias, $BW_t \propto 1/S$. As shown in Fig. 17, the trends predicted by (2) and (3) appear to match the experimental data very well, with bandwidth versus $S$ characteristics asymptotically approaching the expected power-law behavior in the limit of large $S$, both at high and zero bias.

For small finger spacings, the measured bandwidths deviate from the transit-time-limited behavior described earlier. This deviation is believed to be due, in large part, to the onset of RC-limited performance. This conclusion is supported by the area-dependent results in Fig. 17, where larger area devices deviate from the transit-time-limited performance at higher values of $S$ than the smaller area devices. In order to confirm this trend, admittance measurements were performed at 1 MHz on the devices to determine the capacitance as a function of finger spacing at different bias voltages. The results are shown in Fig. 18(a), which plots the capacitance versus finger spacing at $V_b = 0$ and $-1$ V. In this figure, the capacitance of an open-circuit probe-pad geometry has been subtracted in order to determine the intrinsic device capacitance. The figure shows that the capacitance scales with increasing device area and also increases with decreasing $S$. As expected, the zero-bias capacitance is also consistently higher than the capacitance at $V_b = -1$ V.

From the capacitance measurements, a rough calculation of the $RC$-limited bandwidth $BW_{RC}$, can be determined by assuming $BW_{RC} = (2\pi \tau_{RC})^{-1}$, where $\tau_{RC} = RC$. For these calculations, we assume that $C$ is equal to the capacitance values in Fig. 18(a), and $R = 50 \, \Omega$, which is simply the resistance of the terminating load. The value of $BW_{RC}$ calculated in this manner is only an estimate, due to additional series resistance components that may be present, and uncertainty as to the effect of the probe pads on the admittance at microwave frequencies. Nevertheless, Fig. 18(b) plots $BW_{RC}$ versus $S$ for the three different device areas at $V_b = 0$ and $-1$ V. The plot shows that the values of $BW_{RC}$ extracted from the 20 $\mu$m $\times$ 20 $\mu$m and 30 $\mu$m $\times$ 30 $\mu$m detectors agree quite well with the experimental data for the same detector areas shown in Fig. 17, both at $V_b = 0$ and $-1$ V, suggesting that the performance of the large-area detectors is indeed $RC$-limited at small $S$. For the 10 $\mu$m $\times$ 10 $\mu$m devices, the extracted $BW_{RC}$ values are much higher than the measured bandwidths. This discrepancy is likely due to the effect of the probe-pad capacitance, which is neglected in our calculation. This result suggests that the $RC$-limited performance of the 10 $\mu$m $\times$ 10 $\mu$m detectors could...
be improved further by reducing parasitics associated with the probe-pad geometry. Clearly, additional microwave s-parameter measurements are needed to clarify the impact of the probe pads on the RC-limited performance, and more accurately determine the intrinsic bandwidth limitations of these devices.

IV. DISCUSSION

A. Overall Performance Assessment

As discussed in Section II, the properties needed for integrated photodetectors are high speed, high responsivity, low dark current, and low operating voltage. Since it is important that all of these figures of merit are achieved at the same time, we have attempted to assess the ability of our Ge-on-SOI detectors to simultaneously provide these performance requirements. To do this, we have first identified the device dimensions and operating conditions that provide the optimum performance. The results of this analysis are shown in Fig. 19, where the bandwidth-efficiency product of the 10 µm × 10 µm detectors is plotted as a function of the finger spacing for bias voltages ranging from V_b = 0 to −2 V. In this analysis, the data of Figs. 7 and 10 have been utilized to calculate the maximum efficiency as a function of finger spacing corresponding to the responsivity maximum at λ = 895 nm.

The plot in Fig. 19 shows that the highest bandwidth-efficiency product is achieved at S = 0.4 µm for V_b = 0, but at |V_b| ≥ 0.5 V, the maximum shifts to S = 0.6 µm. This shift occurs due to the fact that the devices with S = 0.4 µm have lower efficiency as a result of the increased shadowing factor of the metal fingers, as described in Fig. 10. At zero bias, the devices with S = 0.4 µm have higher bandwidth than at S = 0.6 µm, which compensates for the lower efficiency. However, at higher bias, the devices tend to have similar bandwidths, giving the device with S = 0.6 µm the overall bandwidth-efficiency advantage. At V_b = 0 and −0.5 V, bandwidth-efficiency products of 10.4 and 11.6 GHz are obtained for S = 0.4 µm, while at V_b = −0.5 and −1.0 V, the S = 0.6 µm device produces bandwidth-efficiency values of 12.3 and 12.4 GHz, respectively. Further increasing the bias up to −4 V enables bandwidth-efficiency products as high as 13.2 GHz [47], but as will be described later, the slight improvement in the performance is offset by the much higher dark current that occurs at these voltages.

Finally, the results can be combined with the dark current data to determine the optimum operating voltage. The devices with S = 0.6 µm have a low I_{dark} value of 7 nA at V_b = −0.5 V, but a bandwidth of only 25 GHz. At V_b = −1 V, the bandwidth increases to 27 GHz, with only a slight increase in I_{dark} to 24 nA. For |V_b| > 1 V, the bandwidth increases only marginally, going up to 29 GHz at V_b = −4 V. However at V_b = −4 V, the dark current exceeds 9 µA, making it impractical to operate the devices at such a high bias. The optimum performance metrics for the 10 µm × 10 µm detectors with S = 0.4 and 0.6 µm are summarized in Table I. The results clearly show that the Ge-on-SOI detectors in their current state can meet the simultaneous performance requirements needed for integrated optical interconnect applications at 10 Gb/s and higher. Recently, these predictions have been confirmed by measurements of Ge-on-SOI detectors integrated with CMOS receiver circuits that display sensitivities of −11.0 dBm at 12.5 Gb/s [50] and operate error-free to data rates as high as 19 Gb/s [51].

B. Outlook for Improved Performance

Despite the excellent performance of the current detector technology, it is important that a pathway should exist to improve the device performance even further for future applications. In this section, we describe how the performance can be optimized, not only for operation at λ = 850 nm, but at longer wavelengths as well.

The simplest and most obvious method of improving the performance is through the use of an ARC. The simulations shown in Fig. 7 indicate that with no other modification to the structure, a properly designed SiNx ARC could improve the external quantum efficiency by a factor of 1.3 × (2.0 ×) at λ = 895 nm (850 nm). This improvement alone could increase the bandwidth-efficiency product to over 20 GHz, though the possible adverse effects of the SiNx ARC on the parasitic capacitance of the device would need to be evaluated.

The efficiency of the devices, particularly at longer wavelengths, could also be improved dramatically by optimizing the layer structure design and post-growth annealing process. As described earlier, substantial up-diffusion of Si into the Ge likely occurs due to the aggressive cyclic annealing utilized to reduce the defect density. Therefore, reduction of the underlying SOI layer thickness could help to limit the amount of Si available for diffusion during this process. Furthermore, recent results have shown that such aggressive annealing may not be necessary and that reduced defect density can be achieved by the use of lower temperature annealing, as well as selective-area growth. As shown in Fig. 7, an optimized process with minimal SiGe mixing could result in values of η > 20% at λ = 1300 nm.

Much greater improvements in the device efficiency can be achieved by a complete optimization of the entire layer stack. We have performed such an optimization using transfer matrix calculations on the idealized layer structure shown in Fig. 8. The results are shown in Fig. 20, where the maximum quantum efficiency is plotted versus the Ge thickness, where at
calculations. In Fig. 8. No shadowing from the metal fingers has been assumed for these each x-axis value, the thicknesses of the SiN$_x$ and SiO$_2$ layers have been tuned for maximum absorption in the Ge layer. This plot indicates that not only can much higher efficiencies be achieved utilizing the current absorbing layer thickness (~400 nm), but that with proper tuning, much thinner Ge layers can be utilized to achieve the same responsivity as the current detectors. For instance, Fig. 20 shows that quantum efficiencies of 50% (not including shadowing) can be achieved for a Ge thickness of only 100 nm. If the finger spacing were correspondingly reduced to $S = 100$ nm, it is conceivable that tremendous improvements in the bandwidth could also be achieved. Performance improvement at such smaller finger spacings would, however, require reduction of the intrinsic junction capacitance, or a significant reduction in the metallization resistance. At least some improvement in these parameters should be possible due to the nonoptimized fabrication process utilized for the current devices. Finally, the results in Fig. 20 also show that with proper optimization of the absorbing layer thickness the prospects for efficient detector operation at $\lambda = 1300$ nm can be greatly improved. For instance, the results of Fig. 20 predict that quantum efficiencies as high as 40% can be expected at $\lambda = 1550$ nm for Ge absorbing layer thicknesses of only 310 nm.

It is important to remember that the optimization study assumes that the Si layer beneath the Ge absorbing region can be reduced to arbitrarily thin layers. Though some promise for creating “pure” Ge-on-insulator exists, either through wafer bonding [52] or novel epitaxial techniques [53], using the current direct Ge growth process, a minimum SOI layer thickness of ~10 nm would probably need to be maintained. Also, in order to realize speed improvements by correspondingly reducing the finger spacing and Ge layer thickness, the $RC$-limited delay time would have to be reduced. Such improvement may be possible in thin Ge layers due to the reduced fringing capacitance associated with the deep n- and p-type contacts. The device area can be reduced as well, though further reduction of the device size could make the use of lensed fibers or integrated lenses necessary to allow efficient optical coupling into the detector, and may lead to alignment difficulties with the optical fiber as well.

Finally, although our single-buried-oxide Ge-on-SOI design is advantageous due to its compatibility with current CMOS technology, the results in Fig. 20 show that this structure has little prospect for achieving efficiencies much greater than 10% at $\lambda = 1550$ nm. Despite the fact that our model does not include strain effects that can improve absorption at longer wavelengths [54], alternative geometries may still have to be utilized for optimal operation at 1550 nm. Recently, very promising results have been obtained by Dosunmu et al. [55], who demonstrated Ge-on-SOI Schottky detectors with $\eta = 59\%$ at $\lambda = 1550$ nm, and bandwidths as high as 12 GHz. The resonant-cavity photodetector concept can also be applied to Ge-on-SOI detectors, and promising results using Ge on double-buried-oxide structures have recently been demonstrated [56]. Finally, another possible alternative for achieving efficient absorption at $\lambda = 1550$ nm in Ge is the use of a waveguide geometry similar to that utilized for Si and strained SiGe detectors [17], [29]–[32], [34], [35]. The use of Ge in a waveguide fashion is very advantageous due to the relatively short absorption length of 10 $\mu$m at $\lambda = 1550$ nm, which could allow low-capacitance geometries to be realized. This structure is also compatible with other SOI-based optical devices such as modulators and switches that have been intensively studied in recent years, due to their promise for realizing fully integrated optical systems on Si substrates [57].

<table>
<thead>
<tr>
<th>Finger spacing ($\mu$m)</th>
<th>Bias (V)</th>
<th>Ext. QE at 850 nm (%)</th>
<th>Ext. QE at 895 nm (%)</th>
<th>Responsivity at 850 nm (A/W)</th>
<th>Responsivity at 895 nm (A/W)</th>
<th>BW (GHz)</th>
<th>$I_{dark}$ (nA)</th>
<th>Area ($\mu$m$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.4</td>
<td>-0.5</td>
<td>30</td>
<td>42</td>
<td>0.21</td>
<td>0.30</td>
<td>27</td>
<td>8</td>
<td>10 x 10</td>
</tr>
<tr>
<td>0.6</td>
<td>-0.5</td>
<td>33</td>
<td>46</td>
<td>0.23</td>
<td>0.33</td>
<td>25</td>
<td>7</td>
<td>10 x 10</td>
</tr>
</tbody>
</table>

Fig. 20. Plot of the calculated optimum quantum efficiency as a function of Ge thickness at $\lambda = 850, 1300$, and 1550 nm, using the model layer structure in Fig. 8. No shadowing from the metal fingers has been assumed for these calculations.

TABLE I

**Performance Metrics for Ge-on-SOI Detectors Indicating Simultaneous Achievement of High Bandwidth, High Efficiency/Responsivity, Low Dark Current, and Low Operating Bias**

In conclusion, we have demonstrated the feasibility of high-performance infrared detectors based upon Ge-on-SOI technology, which are suitable for integrated optical interconnected applications in high-performance servers. For operation at $\lambda = 850$ nm, the devices meet all of the requirements of integrated detector operation, including high speed, high efficiency, low operating bias, and low dark current. The Ge-on-SOI detector design has potential for integration with standard CMOS, and should be extendable to even higher speeds, and operation at longer wavelengths. However, continued investigation into these devices is needed, particularly
to develop integration strategies with CMOS, as well as to understand and improve yield and reliability issues for Ge-based devices in a manufacturing environment. Nevertheless, the approach we have developed has tremendous potential not only for integrated optical interconnects but also for serving as a basic high-speed detector platform for a wide range of novel Si-based optoelectronic applications.

REFERENCES


Steven J. Koester  (M’96–SM’02) was born in Defiance, OH, in 1966. He received the B.S.E.E. and M.S.E.E. degrees from the University of Notre Dame, Notre Dame, IN, in 1989 and 1991, respectively. He was a Research Fellow at the University of California, Santa Barbara, where he was engaged in research on the fabrication of quantum devices in the InAs/AlSb heterostructure system. Since 1995, he has been with the IBM T. J. Watson Research Center, Yorktown Heights, NY, and has performed research on group IV heterostructure materials and devices, with emphasis on strained-layer field-effect transistors and photodetectors. He was also a Postdoctoral Researcher working on the fabrication and characterization of nanostuctured devices in Si/SiGe strained-layer materials. He possesses over 15 years of experience in the field of semiconductor device research. He is the author or coauthor of over 80 technical publications and conference presentations. He is the holder of nine U.S. patents.

Jack O. Chu received the B.S. degree from Princeton University, Princeton, NJ, and the M.S. and Ph.D. degrees from Columbia University, New York, NY, in 1978, 1980, and 1984, respectively, all in chemistry.

Since 1986, he has been with the IBM T. J. Watson Research Center, Yorktown Heights, NY, first as a Postdoctoral Fellow, where he was engaged in the field of chemical dynamics investigating the gas-phase reactivity of transient species such as SiH₂ relevant to the silicon chemical vapor deposition (CVD) growth process, and currently as a Research Staff Member. His research has been concerned with the development and application of the ultra-high vacuum/CVD technique to fabricate various types of metastable silicon alloys (Si:Ge, Si:B, SiGe:B, SiGe:P, Si:C, and SiGe:C), and strained Si/SiGe/Ge structures with applications to high-performance bipolar and field-effect devices. He is the author or coauthor of more than 160 publications including a chapter in a book based on microelectronics. He is the holder of over 45 U.S. patents.

Jeremy D. Schaub  (S’93–M’95) received the B.S. degree in engineering science from Trinity University, San Antonio, TX, in 1995, and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Texas at Austin, in 1998 and 2000, respectively.

He is currently a Research Staff Member with the IBM Austin Research Lab, Austin, TX, where he is engaged in research on computer interconnects and high-speed measurement of on-chip signals.

Gabriel Dehlinger received the Graduate degree (maquis cam laude) from the University of Tübingen, Tübingen, Germany, and the Ph.D. degree from the Swiss Federal Institute of Technology Zürich, Zürich, Switzerland, in 1997 and 2001, respectively.

In 2001, he joined IBM Research, where he was engaged in research on direct growth of Ge-on-Si using ultrahigh vacuum chemical vapor deposition, and on the processing and measurement of Ge high-speed photodetectors. Since 2003, he has been with Infineon, Villach, Austria, where he is currently a Staff Engineer. His current research interests include high-power bipolar transistor technology development.