# Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology 

Meghna Madhusudan, Jitesh Poojary, Arvind K. Sharma, Ramprasath S., Kishor Kunal,<br>Sachin S. Sapatnekar, and Ramesh Harjani<br>ECE Department, University of Minnesota, Minneapolis, MN, USA, harjani@umn.edu


#### Abstract

Analog circuits are sensitive to device variations. Random device variations are well modeled and quantified in the literature, but analog-relevant distance-dependent device variation measurements have not been reported for newer technology nodes. To reduce the impact of distance-dependent variations, layout patterns such as common-centroid are often used. However, these patterns use larger area and have higher parasitics than clustered (NonCC) patterns in FinFET technologies where unit parasitics are higher and design rules are more complex. This work measures variations on multiple dies in a 12nm FinFET technology, each with about 10,000 devices, and models the distance-dependent component. We then apply these findings to show that NonCC patterns can be used in lower-resolution DACs to meet mismatch specifications while reducing layout area.

Keywords-Device variations, analog circuits, FinFET, measurement, modeling, common-centroid, DACs.


## I. Introduction

Precision analog circuits such as amplifiers, comparators, and data converters are sensitive to device mismatch, particularly due to process variations. Process variations can be classified as global (die-to-die), random, and distance-dependent. Global variations affect all devices on the same die in a similar manner and do not contribute to mismatch. Random variations affect devices irrespective of the distance between them and cause mismatch that decreases as device size increases [1][3]. Distance-dependent variations include both systematic and spatial components [4] and can be modeled as linear gradients [5], or as correlated random variations [2] where the standard deviation of the mismatch increases with distance. Current literature on analog mismatch models has been based on measurements in older technology nodes $(\geq 0.25 \mu \mathrm{~m})$.

In the digital domain, [6] shows frequency measurements of a free-running ring oscillator on each die in a 90 nm wafer. This provides insight into the variations across a wafer but does not capture within-die variations. The work in [7] measures the gate critical dimension (CD) variations in 130 nm . In [8], distance-dependence within-die variations are modeled as a correlation coefficient that decreases exponentially with distance between devices. However, these efforts focus on digital circuit applications where transistor sizes are typically small, and their results are not directly applicable to analog circuits that often use differential designs with larger transistor sizes.

In prior work focused on analog circuits, common-centroid (CC) techniques are widely used to reduce linear distancedependent mismatch [9], [10]. However, CC patterns, which require more routing resources than clustered (NonCC) patterns, incur overheads in both their area and parasitics [11], [12]. This increase is more significant in deeply scaled technol-

[^0]ogy nodes where resistive metal parasitics are higher, and design rules force unidirectional wires and high via counts [13].

This work focuses on characterizing variations in analog circuits in FinFET technologies. We also explore the efficacy of CC techniques for newer technologies and provide guidelines for their use. Our contributions are summarized as follows:

- We measure random and distance-dependent variations in a 12 nm FinFET technology focusing on analog design.
- We measure the susceptibility of NonCC and CC layout patterns to distance-dependent variations.
- We quantify distance-dependent variations and show the impact of these findings on analog design.


## II. Test Chip Design and Measurement Setup

Fig. 1 shows our test circuit, inspired by [5]. Our device under test (DUT) is a stacked diode-connected FinFET NMOS that has an effective $W / L$ equal to $1.15 \mu \mathrm{~m} / 0.28 \mu \mathrm{~m}$. We use a large device to reduce the impact of random offsets and channel length modulation. An element, shown by the blue box in Fig. 1(a), consists of a DUT and NMOS/PMOS switches ( $S_{1}, S_{2}, S_{3}$, and $S_{4}$ ). To measure a DUT, the switches connected to it are turned on by the output of a row/column decoder, instead of the shift register used in [5]. An input current source, $I_{D}$, is connected to the drain of the DUT, via transistors $S_{1} / S_{2}$, and the $V_{G S}$ of the DUT is measured via transistors $S_{3} / S_{4}$. This three-point measurement technique avoids any voltage drop across the transistors $S_{1} / S_{2}$ that supply current, as voltage measurements are carried out via transistors $S_{3} / S_{4}$ that do not carry any current. The off-chip high-gain OTA in the return current path in Fig. 1(a) ensures that no on-chip IR drops affect the measurements. The virtual ground, plus the zero current flowing through the bottom path ensures that the source of DUT is at the same voltage as the OTA positive input $(0 \mathrm{~V})$. For the diode-connected DUT, the threshold voltage, $V_{T H}$, and the current factor, $\beta$, can be calculated from the measured $V_{G S}$ for two or more $I_{D}$ values.

On each die, a single element is laid out along with a substrate contact and wiring before being assembled hierarchi-


Figure 1: (a) Schematic of our DUT. (b) Die photo and floorplan.


Figure 2: (a) Multiple measurements of the same device. (b) Repeatability test results. (c) $\sqrt{I_{D}}$ vs. $V_{G S}$.
cally to form arrays. The floorplan and die photo are shown in Fig. 1(b). To minimize layout-dependent effects (LDEs), which are acute in FinFET nodes, dummies are added to each DUT, and the neighborhood of each element is matched. The die is split into two parts, X -array (left) and Y-array (right). In the X-array, the distance between consecutive devices in the X -axis is $10 \mu \mathrm{~m}$ and Y -axis is $25 \mu \mathrm{~m}$, whereas in the Y -array, it is $13 \mu \mathrm{~m}$ along the Y -axis, and $30 \mu \mathrm{~m}$ along the X -axis. Four binary-to-thermometer decoders $(2 \times 8$-bit, $1 \times 6$-bit, and $1 \times 5$ bit) on the die are used to select the elements for measurement.

Measurement Setup: The dice are assembled in QFN packages. A test holder is used to measure multiple dice sequentially on the same PCB. A high-gain, low offset OTA, OPA378, is used on the PCB to ensure that the source terminal of the DUT is exactly at 0 V . The DUT is measured at 250 ms intervals, avoiding settling transients. An FPGA is used to provide inputs to the decoders to sequentially turn on one element after another for measurement. Test currents are fed to the die using a Keithley 2401 Sourcemeter and the output voltage, $\left(V_{G S}\right)$, of the DUT is measured using a high impedance Keithley 2010 multimeter. To validate the noise performance of our setup, we measure the same device 15 times with a 250 ms gap between measurements. The results in Fig. 2(a) show that the standard deviation, $\sigma$, of the measurements is $20 \mu V$, i.e., 40 ppm of the measured $V_{G S}$. We use the median value of the measured $V_{G S}$ in our experiments. Next, to validate repeatability [14], a set of 3472 devices is measured, denoted as Measured Set 1, and the same devices are measured one day later, denoted as Measured Set 2. In Fig. 2(b), we see that the two measured sets have a high correlation of 0.9999 , demonstrating temporal repeatability. All measurements are performed at 292 K .

## III. Measurement Results

We have measured 19 dice with 9,992 devices each. The foundry lists all dice as being from the TT corner of the wafer
but does not provide their location on the wafer. The I-V characteristic for long-channel diode-connected transistors is:

$$
\begin{equation*}
I_{D}=(\beta / 2)\left(V_{G S}-V_{T H}\right)^{2}\left(1+\lambda V_{D S}\right) \tag{1}
\end{equation*}
$$

where $V_{D S}$ is the drain-source voltage, and $\lambda$ is the channel length modulation factor. We validate that this relationship applies to our DUT by measuring $V_{G S}$ versus $\sqrt{I_{D}}$ as shown in Fig. 2(c) and observe a linear relationship. For each DUT, we measure $V_{G S}$ at four values of input current, $I_{D}$, to extract its $V_{T H}$ and $\beta$ by curve fitting on Eq.(1). We approximate the value of $\lambda$ from simulations and notice that even if $\lambda$ changes by $50 \%$ after fabrication, the measured $\Delta V_{T H}$ and $\Delta \beta$ between any two devices change by $<1 \%$.
Visualizing the $\Delta V_{T H}$ Surface on a Die: Fig. 3 shows $\Delta V_{T H}$, which is the difference between the $V_{T H}$ at a location and the mean $V_{T H}$ on the die in a $600 \mu \mathrm{~m} \times 600 \mu \mathrm{~m}$ die area. Fig. 3(a) shows the extracted $\Delta V_{T H}$ containing both the random and distance-dependent components. To see the distancedependent component, we low-pass-filter the extracted $\Delta V_{T H}$ surface to remove the random component. Fig. 3(b) shows the $\Delta V_{T H}$ surface on multiple dice, where the zero in the colorbar corresponds to the lowest value on the die as an artifact of filtering. Additionally, the colorbar range of $\Delta V_{T H}$ in Fig. 3(a) is about $4 \times$ larger than that in Fig. 3(b), indicating that the distance-dependent component is a small fraction of the random component, even for our large device. Note that the $\Delta V_{T H}$ surfaces in Fig. 3(b) have spatially correlated regions (same color) and are different on each die.
Next, we find the distribution of $\Delta V_{T H}$ for all device pairs on the die separated by distance, $D$, and show its histogram in Fig. 4(a) and Fig. 4(b) for $D=10 \mu \mathrm{~m}$ and $D=250 \mu \mathrm{~m}$, respectively. There are 5520 transistor pairs on each die separated by $D=10 \mu \mathrm{~m}$ and 4560 pairs separated by $D=250 \mu \mathrm{~m}$. From the figure, it can be seen that the distribution is Gaussian at both distances. At minimum $D$, $D=10 \mu \mathrm{~m}$, the mean, $\mu\left(\Delta V_{T H}\right) \approx 0$, and the standard deviation, $\sigma\left(\Delta V_{T H}\right)=2.10 \mathrm{mV}$, which is similar to that simulated using Monte Carlo models in the PDK (which only capture distance-independent random variations), and is also similar to published data [15]. This is consistent with the fact that at $D=10 \mu \mathrm{~m}$, variations in $V_{T H}$ are mainly due to the random component. At $D=250 \mu \mathrm{~m}$, both $\mu$ and the $\sigma$ change due to distance-dependent variations. The values of $\mu\left(\Delta V_{T H}\right)$ and $\sigma\left(\Delta V_{T H}\right)$ of the distributions at different $D$ are shown in Fig. 4(c). Here, we see a shift in the $\mu$ and $\sigma$ due to distance-


Figure 3: (a) $\Delta V_{T H}$ surface on a die before filtering. (b) $\Delta V_{T H}$ surface on multiple dice after low-pass filtering. Note that the colorbar range for (b) is $4 \times$ smaller than for (a) for visual clarity.


Figure 4: $\Delta V_{T H}$ distribution at (a) $D=10 \mu \mathrm{~m}$, and (b) $D=250 \mu \mathrm{~m}$. (c) $\mu\left(\Delta V_{T H}\right)$ and $\sigma\left(\Delta V_{T H}\right)$ vs. $D$.
dependent variations, although the shift is small compared to the random variations measured at minimum $D$.

Devices Arranged in NonCC and CC: We now infer the currents of each DUT by substituting the extracted $V_{T H}$ and $\beta$ values from measurement, along with a constant $V_{G S}$ value, into Eq.(1). Here, $V_{G S}$ is chosen such that the overdrive voltage, $V_{G S}-V_{T H}$ is around 0.25 V (often used in current mirrors [16]). We use this method to infer device currents because, during measurement, we keep the device current constant for all DUT while allowing their $V_{G S}$ to change whereas in a current mirror the $V_{G S}$ is the same for the device pairs while the output current changes based on device $V_{T H}$ and $\beta$. We then find the current mismatch, $\Delta I / I$, between device pairs arranged in NonCC and CC as shown in Fig. 5(a). We infer the currents of each unit cell individually, and then combine them during data processing to result in NonCC and CC arrangements, instead of adding them on chip as is common in DACs [10], [16]. We do this since our DUTs cannot be switched on simultaneously. We consider two different device sizes, Size 2 x , and Size 4 x having 2, and 4 unit cells, respectively, each of size $W / L=1.15 \mu / 0.28 \mu$.

We plot the mean, $\mu(\Delta I / I)$, and variance, $\sigma^{2}(\Delta I / I)$, of the $\Delta I / I$ distribution in Fig. 5(b) for both device sizes in NonCC (left) and CC (right) on one of the measured die. From the figure, we see that the mean is virtually independent of the device size and its magnitude is small when compared to $\sigma(\Delta I / I)$ of the Size 2x device even though it has a larger area. Moreover, since the devices arranged in the CC pattern cancel linear variations, a non-zero mean, as seen in Fig. 5(b)
(Top-Right), indicates nonlinear variations.
As expected from [1], [2], we see that the $\sigma^{2}(\Delta I / I) \propto$ $1 /(W L)$ at minimum $D$ since the random component dominates at this spacing. The distance-dependent component of $\sigma^{2}(\Delta I / I)$, however, remains the same for the different sizes as the curves show the same trend as $D$ increases (also observed in [2]). This change in $\sigma^{2}(\Delta I / I)$ with distance in both CC and NonCC is a result of correlated spatial variations.

We now show how NonCC and CC formats are affected by variations on multiple dice for Size 2x devices, in Fig. 5(c). Here, we see that CC has a lower $\mu(\Delta I / I)$ and $\sigma^{2}(\Delta I / I)$ than NonCC since it cancels linear distance-dependent components. However, at short distances, the distance-dependent component itself is a small fraction of the random variations, that affect both NonCC and CC, hence its impact is less. In summary, (a) within-die distance-dependent variations have nonlinear and spatially correlated components that affect both NonCC and CC, (b) the distance-dependent component is a small fraction of the random component even for large device sizes. Therefore, at short distances, CC may provide little advantage over NonCC as random variations dominate.

## IV. Modeling and Impact on Analog Design

We now find the combined distribution of $\Delta I / I$ of a minimum of 11,006 device pairs from 19 dice, at each distance $D$. We then extract the distance-dependent mean, $\mu(\Delta I / I)_{D}$, and variance, $\sigma^{2}(\Delta I / I)_{D}$ by subtracting out the random component (variations at $D=10 \mu \mathrm{~m}$ ) and plot them for both NonCC and CC patterns in Fig. 6. Clearly, both patterns are affected by these variations. But as noted earlier, the reduction in $\mu(\Delta I / I)_{D}$, and variance, $\sigma^{2}(\Delta I / I)_{D}$ for CC patterns is due to the cancellation of the linear components. Before applying this understanding to unary current-steering DACs we discuss the area difference between NonCC and CC layouts.
NonCC vs. CC Layout Area: In Fig. 7, we see example layouts of a current mirror circuit in 12nm FinFET showing a NonCC and a CC pattern. Here, devices A and B have the same size ( $W L$ ) with 2 unit cells and their source, and gate connections (not shown) are the same in both layouts. The drain connections, however, require more area in CC (one


Figure 5: (a) NonCC and CC patterns used to find $\Delta I / I$. (b) $\mu$ and $\sigma$ of $\Delta I / I$ distribution of devices arranged in NonCC and CC and separated by distance, $D$. (c) $\mu$ and $\sigma$ of $\Delta I / I$ distribution of devices of Size 2 x on multiple dice.


Figure 6: Average distance-dependent variations from multiple dice.


Figure 7: Example NonCC and CC layouts of a 2-device (4 unit) current mirror (NonCC area $<\mathrm{CC}$ area)
additional horizontal track), as shown in Fig. 7, because of the cross-coupled connection. Furthermore, the number of extra routing tracks in CC increases linearly with the number of devices in a row, resulting in larger area and parasitics.
Designing Current-Steering DACs: Here, we apply our findings to unary DAC designs. First, we find the current mismatch specification, $\sigma^{2}(\Delta I / I)_{\text {spec }}$ for a $99.7 \%$ yield [10]. This total mismatch specification has two components, i.e, the random mismatch, $\sigma^{2}(\Delta I / I)_{R}$, and the distance-dependent mismatch, $\sigma^{2}(\Delta I / I)_{D}$, as shown in Eq.(2).

$$
\begin{equation*}
\sigma^{2}(\Delta I / I)_{\text {spec }}=\sigma^{2}(\Delta I / I)_{R}+\sigma^{2}(\Delta I / I)_{D} \tag{2}
\end{equation*}
$$

Next, we follow the procedure below to size the devices.

1) Find the approximate area assuming $\sigma^{2}(\Delta I / I)_{D}=0$.
2) Find $\sigma^{2}(\Delta I / I)_{D}$ for the estimated layout area.
3) Find new $\sigma^{2}(\Delta I / I)_{R}$ using the estimated $\sigma^{2}(\Delta I / I)_{D}$.
4) Find the device size $(W L)$ using $\sigma^{2}(\Delta I / I)_{R}$ [3].
5) Estimate layout area for NonCC and CC (using double CC pattern [10]) and iterate steps 2 to 5 as necessary.

6- and 8-bit DACs: In the 6-bit DAC with 63 devices, the distance-dependent mismatch is a small fraction $(\leq 5 \%)$ of the mismatch specification for NonCC and CC, and the required device size $(W L)$ is similar for both as shown in Table I. However, the estimated layout area is higher in CC owing to the extra routing area required for drain connections as explained in Fig. 7. In the 8 -bit DAC, with 255 devices, the distance-dependent mismatch is $30 \%$ and $10 \%$ of the mismatch specification for NonCC and CC, respectively, and NonCC requires a larger device size than CC to meet the specifications. Even with this increase in device size, NonCC has a lower layout area when compared to CC. Here, we neglect the $\mu(\Delta I / I)$ since it is small compared to $\sigma(\Delta I / I)$. Therefore, in both these cases, NonCC is more advantageous than CC while meeting specifications and these finding can be extended to small devices in OTAs and lower-resolution DACs.
10-bit DAC: For the 10-bit DAC with 1023 devices, it is not possible to meet the mismatch specification with NonCC as shown in Table I, and hence CC is required. Also, for the double CC pattern used here the distance between devices closer to the center and the edge is high, the distance-dependent mismatch is $\geq 50 \%$ of the total mismatch and the device size is

Table I: Comparing NonCC and CC unary current-steering DACs

|  | 6-bit DAC |  | 8-bit DAC |  | 10-bit DAC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NonCC | CC | NonCC | CC | NonCC | CC |
| $\sigma^{2}(\Delta I / I)_{\text {spec }}\left(10^{-4}\right)$ | 8.87 |  | 2.22 |  | 0.55 |  |
| $\sigma^{2}(\Delta I / I)_{D}\left(10^{-4}\right)$ | 0.4 | 0 | 0.6 | 0.2 | 0.9 | 0.3 |
| $\sigma^{2}(\Delta I / I)_{R}\left(10^{-4}\right)$ | 8.47 | 8.87 | 1.62 | 2.02 | - | 0.25 |
| Device $W \times L\left(\mu m^{2}\right)$ | 0.162 | 0.155 | 0.849 | 0.680 | - | 5.50 |
| Total layout area $\left(\mu m^{2}\right)$ | 230 | 306 | 2958 | 3418 | - | 80800 |

very large, hence, this is not an optimal CC pattern, and other CC patterns with less distance between devices can be used. Since distance-dependent variations are often not included in Foundry-provided models our measurement-based findings can be used by a designer to improve their layout quality.

## V. Conclusion

In this work, we measure and quantify distance-dependent variations on 19 dice with 9,992 devices each, in a 12 nm FinFET technology. We then use chip measurements to create a model that estimates mismatch and area overheads for NonCC and CC placement patterns. Our findings are summarized:

- For small devices (6-bit, 8-bit DACs, OTAs), random variations dominate, and NonCC and CC layouts have similar mismatch while NonCC reduces layout area.
- For larger devices (10-bit DACs and higher), the distancedependent component cannot be ignored even for CC patterns and must be considered during design.
Acknowledgments: The authors thank Dr. Colin McAndrew, Dr. Alvin Loke, and Dr. Doug Garrity for valuable discussions.


## References

[1] K. Lakshmikumar, et al., "Characterisation and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-St. Circ., vol. 21, no. 6, pp. 1057-1066, 1986.
[2] M. Pelgrom, et al., "Matching properties of MOS transistors," IEEE J. Solid-St. Circ., vol. 24, no. 5, pp. 1433-1439, 1989.
[3] P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-St. Circ., vol. 40, no. 6, pp. 1212-1224, 2005.
[4] H. Tuinhout, "Design of matching test structures [IC components]," in Proc. ICMTS, pp. 21-27, 1994.
[5] U. Schaper, et al., "Precise characterization of long-distance mismatch of CMOS devices," IEEE T. Semicond. M., vol. 14, pp. 311-317, 2001.
[6] M. J. M. Pelgrom, Analog to Digital Conversion. Cham, Switzerland: Springer, 4th ed., 2022.
[7] P. Friedberg, et al., "Modeling within-die spatial correlation effects for process-design co-optimization," in Proc. ISQED, pp. 516-521, 2005.
[8] J. Xiong, et al., "Robust extraction of spatial correlation," IEEE T. Comput. Aid. D., vol. 26, no. 4, pp. 619-631, 2007.
[9] H. Elzinga, "On the impact of spatial parametric variations on MOS transistor mismatch," in Proc. ICMTS, pp. 173-177, 1996.
[10] A. van den Bosch, et al., "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-St. Circ., vol. 36, no. 3, pp. 315324, 2001.
[11] P. M. Ferreira, et al., "Surface versus performance trade-offs: A review of layout techniques," J. Int. Circuits Syst., vol. 1, pp. 1-16, 2022.
[12] A. K. Sharma, et al., "Common-centroid layouts for analog circuits: Advantages and limitations," in Proc. DATE, pp. 1224-1229, 2021.
[13] A. L. S. Loke, et al., "Analog/mixed-signal design challenges in 7-nm CMOS and beyond," in Proc. CICC, pp. 1-8, 2018.
[14] J. A. Croon, et al., Matching Properties of Deep Sub-micron MOS Transistors. Dordrecht, The Netherlands: Springer, 2005.
[15] M. D. Giles, et al., "High sigma measurement of random threshold voltage variation in 14nm logic FinFET technology," in Proc. IEEE Symp. VLSI Tech., pp. T150-T151, 2015.
[16] B. Razavi, "The current-steering DAC [a circuit for all seasons]," IEEE Solid-St. Circ., vol. 10, no. 1, pp. 11-15, 2018.


[^0]:    This work was supported in part by the DARPA IDEA program and the SRC.

