## Chapter 6: Folding

Keshab K. Parhi

 Folding is a technique to reduce the silicon area by timemultiplexing many algorithm operations into single functional units (such as adders and multipliers)



- Fig(a) shows a DSP program : y(n) = a(n) + b(n) + c(n).
- Fig(b) shows a folded architecture where 2 additions are folded or time-multiplexed to a single pipelined adder One output sample is produced every 2 clock cycles ⇒ input should be valid for 2 clock cycles.
- In general, the data on the input of a folded realization is assumed to be valid for N cycles before changing, where N is the number of algorithm operations executed on a single functional unit in hardware.



- •N/ + u and N/ + v are respectively the time units at which I-th iteration of the nodes U and V are scheduled.
- u and v are called <u>folding orders</u> (time partition at which the node is scheduled to be executed) and satisfy  $0 \le u, v \le N-1$ .
- N is the <u>folding factor</u> i.e., the number of operations folded to a single functional unit.
- $H_u$  and  $H_v$  are functional units that execute u and v respectively.
- $H_u$  is pipelined by  $P_u$  stages and its output is available at N/ + u +  $P_u$ .
- Edge U→V has w(e) delays ⇒ the *I*-th iteration of U is used by (*I* + w(e)) th iteration of node V, which is executed at N(*I* + w(e)) + v. So, the result should be stored for :

$$D_{F}(U \rightarrow V) = [N(I + w(e)) + V] - [NI + P_{u} + u]$$
  

$$\Rightarrow D_{F}(U \rightarrow V) = Nw(e) - P_{u} + V - u \quad (independent of I)$$

- Folding Set : An ordered set of N operations executed by the same functional unit. The operations are ordered from 0 to N-1. Some of the operations may be null. For example, Folding set S<sub>1</sub>={A<sub>1</sub>,0,A<sub>2</sub>} is for folding order N=3. A<sub>1</sub> has a folding order of 0 and A<sub>2</sub> of 2 and are respectively denoted by (S<sub>1</sub>|0) and (S<sub>2</sub>|2).
- Example: Folding a retimed biquad filter by N = 4.



Addition time = 1u.t., Multiplication time = 2u.t., 1 stage pipelined adder and 2 stage pipelined multiplier(i.e.,  $P_A$ =1 and  $P_M$ =2)

The folding sets are  $S_1 = \{4, 2, 3, 1\}$  and  $S_2 = \{5, 8, 6, 7\}$ Chap. 6



Folding equations for each of the 11 edges are as follows:

 $\begin{array}{l} D_{F}(1\rightarrow2)=4(1)-1+1-3=1\\ D_{F}(1\rightarrow6)=4(1)-1+2-3=2\\ D_{F}(1\rightarrow8)=4(2)-1+1-3=5\\ D_{F}(4\rightarrow2)=4(0)-1+1-0=0\\ D_{F}(6\rightarrow4)=4(1)-2+0-2=0\\ D_{F}(8\rightarrow4)=4(1)-2+0-1=1 \end{array}$ 

Chap. 6

- Retiming for Folding :
  - For a folded system to be realizable  $D_F(U→V) \ge 0$  for all edges.
  - If D'<sub>F</sub>(U→V) is the folded delays in the edge U→V for the retimed graph then D'<sub>F</sub>(U→V) ≥ 0.

So,

$$\begin{split} Nw_r(e) &- P_U + v - u \geq 0 \quad ... \text{ where } w_r(e) = w(e) + r(V) - r(U) \\ \Rightarrow N(w(e) + r(V) - r(U)) - P_U + v - u \geq 0 \\ \Rightarrow r(U) - r(V) \leq D_F(U \rightarrow V) / N \\ \Rightarrow r(U) - r(V) \leq \lfloor D_F(U \rightarrow V) / N \rfloor \quad (\text{since retiming values are integers}) \end{split}$$

- Register Minimization Technique : Lifetime analysis is used for register minimization techniques in a DSP hardware.
- A 'data sample or variable' is <u>live</u> from the time it is produced through the time it is consumed. After that it is <u>dead</u>.
- Linear lifetime chart : Represents the lifetime of the variables in a linear fashion.
- Example



Note : Linear lifetime chart uses the convention that the variable is not live during the clock cycle when it is produced but live during the clock cycle when it is consumed. 7

- Due to the periodic nature of DSP programs the lifetime chart can be drawn for only one iteration to give an indication of the # of registers that are needed. This is done as follows :
  - ➤ Let N be the iteration period
  - ➤ Let the # of live variables at time partitions n ≥ N be the # of live variables due to 0-th iteration at cycles n-kN for k ≥ 0. In the example, # of live variables at cycle 7 ≥ N (=6) is the sum of the # of live variables due to the 0-th iteration at cycles 7 and (7 1×6) = 1, which is 2 + 1 = 3.
- Matrix transpose example :

Sample	T <sub>in</sub>	T <sub>zlout</sub>	T <sub>diff</sub>	T <sub>out</sub>	Life
а	0	0	0	4	0→4
b	1	3	2	7	1→7
С	2	6	4	10	2→10
d	3	1	-2	5	3→5
е	4	4	0	8	4→8
f	5	7	2	11	5→11
g	6	2	-4	6	6→6
h	7	5	-2	9	7→9
i	8	8	0	12	8→12

To make the system causal a latency of 4 is added to the difference so that T<sub>out</sub> is the actual output time.



- Circular lifetime chart : Useful to represent the periodic nature of the DSP programs.
- In a circular lifetime chart of periodicity N, the point marked i (0 ≤ i ≤ N - 1) represents the time partition i and all time instances {(N/ + i)} where I is any non-negative integer.
- For example : If N = 8, then time partition i = 3 represents time instances {3, 11, 19, ...}.
- Note : Variable produced during time unit j and consumed during time unit k is shown to be alive from 'j + 1' to 'k'.
- The numbers in the bracket in the adjacent figure correspond to the # of live variables at each time partition.



## Forward Backward Register Allocation Technique :

cycle	input	R1	R2	R3	R4	output	cycle	input	R1	
0	а						0	а		
1	Ь	a					1	b	a	
2	c	<b>b</b>	a				2	c	Ъ	
3	b	10	ъ	a			3	d	*0	
4	e	►d /	A.C.	ъ	`a	а	4	e	b <b>r</b>	
5	f	e	ď	10	л <sup>ь</sup>	d	5	f	e e	
6	هع	<b>^</b> f	*e		<b>,</b> 0	bg	6	B	f	Ì
7	h		f	* e			7	h	$\sim$	Þ
8	i	`h		f	e	e	8	i	` <b>*</b> h	
9		*i	<b>b</b>	,	<b>`</b> f	h	9		, i	
10			<b>i</b>				10			Ì
11				hi			11			
12					ì	i	12			

`d `e `f b< c. g **`**(b) e b ×c. (e) e `b  $\mathbf{c}$ h (c) С `i∖  $(\mathbf{f})$ f **`**i) i Note : Hashing is done to avoid conflict during backward

Chap. 6

allocation.

output

а

d

R4

**`**(a)

b

R2

a

b.

R3

`а

b.

Steps for Forward-Backward Register allocation :

- Determine the minimum number of registers using lifetime analysis.
- I nput each variable at the time step corresponding to the beginning of its lifetime. If multiple variables are input in a given cycle, these are allocated to multiple registers with preference given to the variable with the longest lifetime.
- Each variable is allocated in a forward manner until it is dead or it reaches the last register. In forward allocation, if the register i holds the variable in the current cycle, then register i + 1 holds the same variable in the next cycle. If (i + 1)-th register is not free then use the first available forward register.
- Being periodic the allocation repeats in each iteration. So hash out the register R<sub>j</sub> for the cycle *I* + N if it holds a variable during cycle *I*.
- For variables that reach the last register and are still alive, they are allocated in a backward manner on a first come first serve basis.
- Repeat steps 4 and 5 until the allocation is complete.









• Folded architecture for matrix tranposer :



- Register minimization in folded architectures :
  - Perform retiming for folding
  - Write the folding equations
  - Use the folding equations to construct a lifetime table
  - Draw the lifetime chart and determine the required number of registers
  - Perform forward-backward register allocation
  - Draw the folded architecture that uses the minimum number of registers.
- •Example : Biquad Filter
  - Steps 1 & 2 have already been done.
  - Step 3: The lifetime table is then constructed. The  $2^{nd}$  row is empty as  $D_F(2 \rightarrow U)$  is not present.

Note : As retiming for folding ensures causality, we need not add any latency.

Node	T <sub>in</sub> →T <sub>out</sub>
1	4→9
2	
3	3→3
4	1→1
5	2→2
6	4→4
7	5→6
8	3→4

15

Step 4 : Lifetime chart is constructed and registers determined.



## Step 5 : Forward-backward register allocation

cycle	input	<b>R</b> 1	R2	output
0				
1				
2				
3	n			
4	n	¥ŋ,		n <sub>s</sub>
5	n <sub>7</sub>			
6		An	$\geq_n$	n <sub>7</sub>
7			≤n <sub>1</sub>	
8			S np	
9			∑n)	n

## ➢Folded architecture is drawn with minimum # of registers.

