Chapter 4: Retiming

Keshab K. Parhi

Retiming :

Moving around existing delays

- Does not alter the latency of the system
- Reduces the critical path of the system
- Node Retiming



Retiming

- Generalization of Pipelining
- Pipelining is Equivalent to Introducing Many delays at the Input followed by Retiming

• Retiming Formulation



Source node Destination node

$$\omega' = \omega + r(V) - r(U)$$

•Properties of retiming

-The weight of the retimed path $p = V_0 \rightarrow V_1 \rightarrow \dots \rightarrow V_k$ is given by $\omega_r(p) = \omega(p) + r(V_k) - r(V_0)$

Retiming does not change the number of delays in a cycle.
Retiming does not alter the iteration bound in a DFG as the number of delays in a cycle does not change
Adding the constant value *j* to the retiming value of each node does not alter the number of delays in the edges of the retimed graph.

•Retiming is done to meet the following

- Clock period minimization
- Register minimization

Chap. 4

- Retiming for clock period minimization
 - Feasibility constraint
 - $\omega'(U,V) \ge 0 \implies \text{causality of the system}$ $\Rightarrow \omega(U,V) \ge r(U) - r(V) \qquad (one inequality per edge)$
 - Critical Path constraint

 $r(U) - r(V) \le W(U,V) - 1$ for all vertices U and V in the graph such that D(U,V) > c where c = target clock period. The two quantities W(U,V) and D(U,V) are given as:



- Algorithm to compute W(U,V) and D(U,V):
 - Let $M = t_{max}n$, where t_{max} is the maximum computation time of the nodes in G and n is the # of nodes in G.
 - Form a new graph G' which is the same as G except the edge weights are replaced by w'(e) = Mw(e) t(u) for all edges U→V.
 - Solve for all pair shortest path problem on G' by using Floyd Warshall algorithm. Let S'_{UV} be the shortest path form U → V.
 - If $U \neq V$, then $W(U,V) = \lceil S'_{UV}/M \rceil$ and $D(U,V) = MW(U,V) S'_{UV} + t(V)$. If U = V, then W(U,V) = 0 and D(U,V) = t(U).
- Using W(U,V) and D(U,V) the feasibility and critical path constraints are formulated to give certain inequalities. The inequalities are solved using <u>constraint graphs</u> and if a feasible solution is obtained then the circuit can be clocked with a period 'c'.

- Solving a system of inequalities : Given M inequalities in N variables where each inequality is of the form r_i r_j ≤ k for integer values of k.
 - Draw a constraint graph
 - Draw the node i for each of the N variables r_i, I = 1, 2, ..., N.
 - ≻ Draw the node N+1.
 - > For each inequality $r_i r_j \le k$, draw the edge $j \rightarrow i$ of length k.
 - ➢ For each node i, i = 1, 2, ..., n, draw the edge N+1 →i from the node N+1 to node I with length 0.
 - Solve using a shortest path algorithm.
 - The system of inequalities have a solution iff the constraint graph contains no negative cycles.
 - > If a solution exists, one solution is where r_i is the minimum length path from the node N+1 to node i.

- K-slow transformation
 - Replace each D by kD





After 2-slow transformation

(1) (1) (1) (1)	Clock		
	0	A0→B0	$T_{clk} = 2ut$
	1		
2D	2	$A1 \rightarrow B1$	$T_{iter} = 2 \times 2ut = 4ut$
	3		
	4	$A2 \rightarrow B2$	

*I nput new samples every alternate cycles. *null operations account for odd clock cycles. *Hardware utilized only 50% time • Retiming 2-slow graph



$$T_{clk} = 1ut$$

 $T_{iter} = 2 \times 1 = 2ut$

*Hardware Utilization = 50 %

*Hardware can be fully utilized if two independent operations are available.





A retimed version of the 2 slow circuit with critical path of 2 multiplications and 2 additions

If
$$T_m = 2$$
 u.t. and $T_a = 1$ u.t., then
 $T_{clk} = 6$ u.t., $T_{iter} = 2X6 = 12$ u.t.

In Original Lattice Filter, $T_{iter} = 105 \text{ u.t.}$ I teration Period Bound = 7 u.t.

Chap. 4

Other Applications of Retiming

- Retiming for Register Minimization (Section 4.4.3)
- Retiming for Folding (Chapter 6)
- Retiming for Power Reduction (Chap. 17)
- Retiming for Logic Synthesis (Beyond Scope of This Class)
- Multi-Rate/Multi-Dimensional Retiming (Denk/Parhi, Trans. VLSI, Dec. 98, Jun.99) Chap. 4