Chapter 18: Programmable DSPs

Keshab K. Parhi and Viktor Owall

DSP Applications

DSP applications are often real time but with a wide variety of sample rates

- High rates
 - Radar
 - Video
- Medium rates
 - Audio
 - Speech
- Low rates
 - Weather
 - Finance

...with different demands on

- numeric representation
 - float or fixed
 - and nmber of bits
- Throughput/speed
- Power/energy dissipation
- Cost

DSP features

Fast Multiply/Accumulate (MAC)

- - Multiple Access Memories
 - Specialized addressing modes
 - Specialized execution control (loops)
 - Specialized interfaces, e.g. AD/DA

Addressing Modes

 Implied addressing P=X*Y; operation sets location Immediate data AX0=1234 Memory direct R1=Mem[101] • Register direct sub **R1**, **R2** Register indirect A0=A0+ *R5 Register indirect with increment/decrement A0=A0+ *R5++ A0=A0+ *R5--

Standard DSP Alternatives

PCs or Workstations

- Non-real time
- low requirements

General purpose microprocessors

- slower for DSP applications
- might be one mproc. there anyway

Custom

- perfomance
- low cost at volume
- High development cost

Standard Processors vs. Special Purpose



Architectural Partitioning





Memory Structures, von Neuman





Chap. 18



Cha

12

TI Processors, low power





Peripherals







Chap. 18



Processor Architectures MIMD – Multiple Instruction Multiple Data



Processor Architectures VLIW – Very Long Instruction Words



Split Processors

General registers



Functional units can be split into submodules, e.g. for images (8bits) TI320C80, 1 RISC 4 x 32bit DSP which can be split into 8bit modules

Vector Processors



٠

 \sim

Low Power MMAC Multiplier Multiple Accumulator

V. Sundararajan and K.K. Parhi, "A Novel Multiply Multiple Accumulator Component for Low Power PDSP Design", Proc. of 2000 IEEE Int. Conf. on Acoustics, Speech and Signal Processing, Vol. 6, pp. 3247-3250, Istanbul, June 2000



MMAC architecture: the number of output iterations that can coexist is equal to the number of Accumulators.

Low Power MMAC Schedule 16-tap FIR 4 acc. MMAC

Cycle #	8420g	arc1	0/252	avr.s
1	$a_{15} \cdot x(4j-15)$	-	-	-
2-3	$a_{14} \cdot x(4j-14)$	$a_{15} \cdot x(4j-14)$	-	-
4-6	$a_{13} \cdot x(4j-13)$	$a_{14} \cdot x(4j-13)$	$a_{15} \cdot x(4j-13)$	-
7-10	$ a_{12} \cdot x(4j-12) $	$a_{13} \cdot x(4j-12)$	$a_{14} \cdot x(4j-12)$	$a_{15} \cdot x(4j-12)$
11-14	$a_{11} \cdot x(4j-11)$	$a_{12} \cdot x(4j-11)$	$a_{13} \cdot x(4j-11)$	$a_{14} \cdot \mathbf{x}(4j-11)$
15-18	$a_{10} \cdot x(4j-10)$	$a_{11} \cdot x(4j-10)$	$a_{12} \cdot x(4j-10)$	$a_{13} \cdot \mathbf{x}(4j-10)$
19-22	$a_2 \cdot \mathbf{r}(4j-9)$	$a_{10} \cdot x(4j-9)$	$a_{11} \cdot \mathbf{r}(4j-9)$	$a_{12} \cdot x(4j-9)$
23-26	$\mathbf{a}_3\cdot\mathbf{r}(4j-8)$	$a_2 \cdot x(4j-8) =$	$a_{10} \cdot x(4j-8)$	$a_{11} \cdot x(4j-8) =$
27-30	$a_7 \cdot \mathbf{r}(4j-7)$	$a_8 \cdot x(4j-7)$	$a_2 \cdot \mathbf{r}(4j-7)$	$a_{10} \cdot x(4j-7)$
31-34	$a_0 \cdot \mathbf{r}(4j-6)$	$a_7 \cdot x(4j-6)$	$a_3 \cdot \mathbf{r}(4j-6)$	$a_2 \cdot x(4j-6)$
35-38	$a_5\cdot \mathbf{r}(4j-5)$	$a_0 \cdot x(4j-5)$	$a_7 \cdot \mathbf{r}(4j-5)$	$a_S \cdot \mathbf{r}(4j-5)$
39-42	$\mathbf{a_4} \cdot \mathbf{r}(4j-4)$	$a_\delta \cdot x(4j-4) =$	$a_2 \cdot \mathbf{r}(4j-4)$	$a_{\mathcal{T}} \cdot \mathbf{r}(4j-4) =$
43-46	$a_3 \cdot \mathbf{r}(4j-3)$	$\mathbf{a_4} \cdot \mathbf{x}(4j-3)$	$a_{\delta} \cdot \mathbf{r}(4j-3)$	$a_0 \cdot x(4j-3)$
47-50	$a_2 \cdot \mathbf{r}(4j-2) =$	$a_{B} \cdot x(4j-2) =$	$a_4 \cdot x(4j-2)$	$a_S \cdot x(4j-2) =$
51-54	$a_1 \cdot \mathbf{r}(4j-1)$	$a_2 \cdot x(4j-1)$	$a_3 \cdot \mathbf{r}(4j-1)$	$a_4 \cdot \mathbf{r}(4j-1)$
55-58	$\mathbf{a_0} \cdot \mathbf{x}(4\mathbf{j})$	$a_1 \cdot x(4j)$	$a_2 \cdot x(4j)$	$a_s \cdot x(4j)$
59-61	-	$a_0 \cdot x(4j+1)$	$a_1 \cdot \mathbf{r}(4j+1)$	$a_2 \cdot \mathbf{r}(4j+1)$
62-63	-	-	$a_0 \cdot x(4j+2)$	$a_1 \cdot \mathbf{r}(4j+2)$
64	-	-	-	$\mathbf{a_0} \cdot \mathbf{x}(4\mathbf{j} + 3)$