ABSTRACT
Ultra-low-power (ULP) chipsets are in higher demand than ever due to the proliferation of ULP embedded systems to support growing applications like the Internet of Things (IoT), wearables and sensor networks. Since ULP systems are also cost constrained, they tend to employ general purpose processors (GPPs) rather than more energy-efficient ASICs, even though they typically run a single application for the lifetime of the system. Prior work showed that it is possible to reduce the operating voltage and thus the power of such systems without reducing the frequency, since the fixed software stack of a system typically only exercises a subset of a processor’s paths, and unexercised paths need not meet timing constraints for the system to work correctly. In this context, we find additional scope for power reduction by intelligently optimizing the processor design based on the system’s application-specific activity characteristics to allow an even lower safe operating voltage. We demonstrate automated techniques that maximize the application-specific voltage reduction for a system, resulting in 35% additional power savings, on average, compared to the application-specific minimum voltage before optimization and 48% total power savings compared to the original design at nominal voltage.

KEYWORDS
dynamic timing slack, ultra-low-power, embedded systems, internet-of-things

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

DAC ’18, June, 2018, San Fran, CA, USA
© 2018 Association for Computing Machinery.
ACM ISBN 978-1-4503-5700-5/18/06...$15.00
https://doi.org/10.1145/3195970.3196046

1 INTRODUCTION
Rapid growth in application areas such as the internet-of-things (IoT), wearables, and embedded sensor networks has driven demand for ultra-low-power (ULP) embedded systems. These systems typically have small form factors, are powered by batteries and energy harvesters, and are characterized by ultra-low power and energy budgets [1–5]. ULP systems are also characterized by a limited software stack – typically one application – that runs repeatedly over a device’s lifetime. Given their unique constraints and characteristics, ASICs seem like a natural fit for ULP systems. However, the ubiquitous deployment of these systems means that they are also cost constrained. Thus, most ULP systems are built around general-purpose processors (GPPs), despite their inferior power and performance characteristics. A GPP can handle a wide range of applications, thus resulting in faster time to market and a higher return on investment (RoI). Although ASICs are highly optimized for energy efficiency, they have a substantially lower RoI in most cases due to their lack of generality.

In ULP systems, power and energy requirements are the primary factors that determine critical system parameters such as size, weight, cost, and lifetime [6, 7]. Thus, reducing power and energy requirements can have a significant impact. Since a GPP is designed to handle a large variety of applications, individual applications may only exercise a fraction of a GPP’s logic [1, 4, 5]. In fact, not every application exercises the timing-critical paths of a processor that determine its minimum safe operating voltage for a particular timing constraint [8–10]. This presents a unique opportunity wherein some applications can be run at a lower-than-nominal voltage that is guaranteed to be safe, due to workload-dependent dynamic timing slack (DTS) exhibited by the application [9]. The insight behind this opportunity is that paths may safely be allowed to fail timing as long as they are not exercised by an application, since they will continue to produce the same constant output values, despite their inability to propagate a transition within the chip’s timing constraints.

The amount of available DTS that can be exploited for an application depends on which paths are exercised by the application and how much timing slack they have. In this paper, we observe that it is possible to increase DTS for a particular system by identifying the paths that the system software can exercise and increasing their timing slack (e.g., through cell upsizing and Vt swapping). This provides additional scope for voltage and power reduction. However, such optimizations also incur an overhead. Thus, they must be performed intelligently in order to minimize the overall power of the optimized design.

In this paper we make the following contributions.

• We propose workload-dependent voltage scaling (WDVS), which extends the idea of exploiting DTS for power savings through the use of application-specific design optimizations that reduce the safe operating voltage of a processor without affecting its performance.

• We provide an automated technique that takes the hardware and software specifications of an arbitrary system, identifies the paths that are exercisable by the application, and applies optimizations on them to enhance DTS.

• We evaluate WDVS for a set of embedded applications on a common embedded processor and show that WDVS can improve power savings by 35%, on average, compared to exploiting DTS in an unmodified design. Average power savings for WDVS are 48% with respect to the original design at nominal voltage.
Dynamic Timing Slack: In this work, we build upon the previous work of Cherupalli et al. [11], who showed that application-specific dynamic timing slack (DTS) can be exploited to reduce the voltage of a processor running an application without reducing the processor’s frequency, while still guaranteeing correct operation of the application. The insight in [11] was to allow the paths that cannot be exercised by an application to fail timing constraints as voltage is scaled down, allowing only the exercisable paths to determine the minimum operating voltage for the application. In our work, we apply focused optimizations on the exercisable paths to increase the amount of DTS, and consequently, the power savings available from exploiting DTS. In Section 5, we compare the benefits of our approach against those of the approach in [11].

Activity-aware slack distribution: To increase the amount of DTS for an application or set of applications, we target a subset of exercisable paths in the design for special optimizations. In their work on recovery-driven design, Kahng et al. [12] performed optimizations on the most exercised critical paths in a design with the goal of reducing the operating voltage of the design. Specifically, their goal was to reshape the design’s slack distribution to allow more timing speculative voltage scaling for a particular target error rate that could be tolerated by an error resilience mechanism, such as Razor [13, 14]. Unlike in timing speculative works, our optimizations and voltage scaling are completely non-speculative; an application is guaranteed to execute error-free after scaling to the minimum voltage determined by our approach.

3 WORKLOAD-DEPENDENT VOLTAGE SCALING

Given the ultra-low-power requirements of emerging computing devices like those used in the IoT and the fact that such devices typically have a single captive application, our goal in this work is to minimize the power of a ULP device used in a limited-application setting. We do so by aggressively scaling down the voltage, such that the paths that are not exercisable by a device’s captive application are allowed to fail timing constraints. Since the paths will still produce the correct (constant) values for the application, the application is guaranteed to still compute correct outputs.

Reducing voltage reduces power but increases delay. It is possible to provide more headroom for voltage scaling by replacing standard cells in a design’s critical paths with faster, leakier versions. By applying such optimizations only on the application-specific dynamic critical paths [9] of a design, we can increase DTS and scale voltage further; however, this optimization increases power and may increase area. Our approach for workload-dependent voltage scaling (WDVS) finds the optimum balance between these opposing techniques to minimize power for a ULP system. It is an automated technique to reduce the operating voltage by optimizing the design for an application, or a set of frequently-exercised applications, without affecting the performance of other applications that may be run on the chip.

The first step is to disable timing constraint checks for paths that can never be exercised by an application by declaring them as false paths. Identification of unexercisable logic in a processor is performed through an input-independent symbolic simulation of hardware and software that propagates unknown logic value symbols for all application inputs (from input ports and memory), thus evaluating all possible executions of the application for all possible inputs and identifying all logic in the processor that can possibly be exercised by the application. This procedure is described in detail in prior literature [11, 15]. Once unexercisable paths are ignored, the standard cells in the remaining (exercisable) timing-critical paths are over-optimized, either by Vt swapping (which replaces a cell with a version that is faster but leakier) or by up-sizing them (which increases drive strength, $I_d$, the drain current of the transistor) to increase timing slack of these paths. The result is a design that can run the target application(s) at a higher frequency for the same minimum safe operating voltage. Alternatively, it can deliver the original target performance at a lower voltage.

Effectively, we are leveraging the additional timing slack generated in the application-specific critical paths (DTS) to reduce the on-chip operating voltage. This reduces power across the entire chip—both the exercised and unexercised parts. Note that this technique does not negatively impact the performance or minimum operating voltage for non-targeted applications, though there may be some power overhead for such applications (we investigate this in Section 5). However, these considerations may not be important in most ULP systems, since they typically only run one application.

To ensure that the optimized design retains the mapping between each gate and its activity profile obtained from symbolic co-simulation, our optimization tool only performs Vt swaps and/or standard cell up-sizing, as opposed to equally-popular techniques such as net splitting / load splitting or logic decomposition. Such optimizations could be integrated into our tool flow, but for clarity, we relegate them to future work (Section 6). Since the power and timing analysis tool (Synopsys Primetime, in our case) is instructed to only perform cell swaps (Vt swaps and up-sizing) during optimization, there is not much difference in the placement of the cells after optimization. As a result, the interconnect RC (resistance and capacitance) values in the design do not change significantly. We take advantage of this similarity and use the same interconnect RC for timing and power calculation during WDVS, which significantly reduces algorithm runtime. To validate the accuracy of this approximation, we have generated an interconnect RC file (using Cadence Encounter after implementing the Engineering Change Order (ECO) obtained from Primetime) for a design netlist optimized for the mul1t benchmark and used this file for slack and minimum power calculation at the minimum operating voltage obtained from WDVS. They each differ by only about 1.5% from the values obtained by using the original interconnect RC file for analysis, which confirms the validity of our approximation.

Optimization Procedure:

To minimize the power of a design for a particular application, WDVS makes explorations at increasingly-aggressive performance targets by first increasing DTS on the dynamic critical paths in a design as much as possible, then reducing the operating voltage until one of the exercisable paths violates the original design timing constraints. The goal is to determine the performance target and corresponding minimum safe voltage that minimize total power. Figure 1 illustrates the WDVS algorithm.

The WDVS algorithm first (a) optimizes the performance of exercisable logic in the design for a tighter timing constraint to generate additional DTS then (b) reduces voltage, while still maintaining non-negative slack. Part (a) increases the power of the design while part (b) reduces power. Thus, power may either increase or decrease from one performance step of the algorithm to the next, depending on whether the optimizations performed enabled a large enough
Set false paths on all nets of the Processor
Reset false paths on the nets exercisable by the application(s)Toggle profile of the application(s)
Increase performance target by x% and optimize
Record Power
Worst timing slack < 0
Reset voltage to original value
Performance Enhancer Unit
Voltage Attenuator Unit
START

Figure 1: Our WDVS procedure minimizes the power of a design for a particular workload through alternating performance enhancement and voltage attenuation explorations.

Figure 2: Performance enhancement and voltage attenuation find the sweet spot that minimizes total power. Left and right sub-figures correspond to performance targets of 50 MHz and 100 MHz, respectively.

The detailed pseudocode for WDVS is presented in Algorithm 1. The inputs to the algorithm are the processor netlist and the application-specific activity profile(s) for the target application(s), obtained from symbolic co-simulation [11]. Initially, the processor netlist is designed to operate at the nominal voltage ($V_{Nom}$), at which all applications can safely operate on the processor and meet performance constraints. To focus on the exercisable paths in the design, all paths that include an application-specific unexercisable net are declared as false paths. In case of optimization for multiple applications, the intersection of the sets of unexercisable nets are used. Next, a performance enhancement phase begins; the target performance is raised by a certain percentage ($\Delta$), and the design is optimized to meet this constraint at the nominal voltage. If the worst timing slack after this step is non-negative, a voltage attenuation phase begins; the operating voltage is iteratively lowered until the worst timing slack is negative, and the minimum safe voltage and corresponding power are recorded for the target application(s) along with the optimized netlist. Once the voltage attenuation phase is complete, control returns to the performance enhancement phase, and an exploration is made at a higher performance target. This process continues until the performance enhancer fails to optimize the design for the selected performance target, in which case the algorithm terminates. Upon termination, the algorithm selects the optimized netlist with the minimum power for the target application(s) among all the candidates. When a target application is run on the design, the voltage is set to the application’s minimum safe voltage.

Algorithm 1 WDVS Design Optimization

1. Procedure WDVS[design_netlist, N_app_activity_profiles P, app_list A]
2. for all $app \in A$ do
3. Parse $app$ activity profile to extract the list of exercisable nets, $a.push(app.toggled_nets)$
4. end for
5. $f \leftarrow$ Target frequency
6. $V_{Nom} \leftarrow$ Nominal voltage
7. set_false_paths(design_netlist)
8. reset_false_paths(design_netlist, $a$) // remove the false path attribute on the toggled nets in $a$
9. $s \leftarrow report\_worst\_slack(design\_netlist)$
10. while $s >= 0$ do
11. $\Delta \leftarrow f \times (1 + \lambda)$
12. optimize_design(design_netlist, $f \times V_{Nom}$) // optimize the design for $f$ at nominal voltage
13. $s \leftarrow report\_worst\_slack(design\_netlist)$ // get the worst slack in the optimized design
14. if $s = 0$ then
15. write_netlist(design_netlist) // dump the optimized netlist
16. for all $app \in A$ do
17. $v \leftarrow find\_min\_voltage(design\_netlist)$ // calculate the min operating voltage for the optimized netlist
18. $p \leftarrow report\_power(design\_netlist, v)$ // calculate the power in the optimized netlist
19. $M_{app}.push((v, p, design\_netlist))$ // Create a different stack for each application
20. end for
21. end if
22. end while
23. $find\_min\_power(M_{app})$ // get the netlist with minimum power. In case of multiple applications, get the netlist with minimum average power across all applications.

4 EXPERIMENTAL METHODOLOGY

Timing and power simulations are run on a post-routed netlist for the openMSP430 processor [16], aggressively optimized for a frequency target of 100 MHz at a nominal voltage of 1V. MSP430 is one of the most popular ULP processors used today [17, 18]. The processor is synthesized, placed, and routed with TSMC 65GP (65nm) technology using Synopsys Design Compiler [19] and Cadence EDI System [20]. We generated libraries for each voltage between 1.0V and 0.5V at 0.01V intervals using Cadence Library
Table 1: Application-specific minimum voltage and minimum power for Nominal, DTS [11] and WDVS.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>mult</td>
<td>950</td>
<td>670</td>
<td>392.7</td>
<td>340.3</td>
<td>220.3</td>
</tr>
<tr>
<td>FTT</td>
<td>343.3</td>
<td>261.8</td>
<td>458.4</td>
<td>384.4</td>
<td>247.8</td>
</tr>
<tr>
<td>autocorr1</td>
<td>950</td>
<td>670</td>
<td>510.2</td>
<td>454.1</td>
<td>287.5</td>
</tr>
<tr>
<td>binSearch</td>
<td>950</td>
<td>670</td>
<td>510.2</td>
<td>454.1</td>
<td>287.5</td>
</tr>
<tr>
<td>div</td>
<td>890</td>
<td>660</td>
<td>524.0</td>
<td>404.6</td>
<td>266.7</td>
</tr>
<tr>
<td>mSort</td>
<td>890</td>
<td>690</td>
<td>484.2</td>
<td>373.3</td>
<td>254.1</td>
</tr>
<tr>
<td>intAVG</td>
<td>890</td>
<td>650</td>
<td>483.6</td>
<td>372.9</td>
<td>235.1</td>
</tr>
<tr>
<td>intFilt</td>
<td>890</td>
<td>650</td>
<td>483.6</td>
<td>372.9</td>
<td>235.1</td>
</tr>
<tr>
<td>rle</td>
<td>890</td>
<td>660</td>
<td>513.3</td>
<td>396.0</td>
<td>258.1</td>
</tr>
<tr>
<td>tHold</td>
<td>890</td>
<td>660</td>
<td>483.3</td>
<td>371.4</td>
<td>233.0</td>
</tr>
<tr>
<td>tea8</td>
<td>890</td>
<td>660</td>
<td>508.7</td>
<td>392.5</td>
<td>259.1</td>
</tr>
</tbody>
</table>

Table 2: Minimum power (µW) when each benchmark is run on a design optimized for one or more applications.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>mult</th>
<th>FTT</th>
<th>autocorr1</th>
<th>mSort</th>
<th>intAVG</th>
<th>rle</th>
<th>tHold</th>
</tr>
</thead>
<tbody>
<tr>
<td>mult</td>
<td>220.5</td>
<td>307.3</td>
<td>307.3</td>
<td>319.5</td>
<td>318.0</td>
<td>335.4</td>
<td>335.4</td>
</tr>
<tr>
<td>FTT</td>
<td>213.8</td>
<td>261.8</td>
<td>561.8</td>
<td>329.3</td>
<td>274.8</td>
<td>365.3</td>
<td>429.3</td>
</tr>
<tr>
<td>autocorr1</td>
<td>251.0</td>
<td>280.6</td>
<td>267.5</td>
<td>274.7</td>
<td>264.0</td>
<td>285.5</td>
<td>246.7</td>
</tr>
<tr>
<td>mSort</td>
<td>213.1</td>
<td>274.3</td>
<td>539.4</td>
<td>254.1</td>
<td>282.8</td>
<td>300.4</td>
<td>247.3</td>
</tr>
<tr>
<td>intAVG</td>
<td>243.4</td>
<td>255.3</td>
<td>561.3</td>
<td>302.4</td>
<td>235.1</td>
<td>346.2</td>
<td>230.4</td>
</tr>
<tr>
<td>rle</td>
<td>411.9</td>
<td>260.6</td>
<td>509.8</td>
<td>201.8</td>
<td>257.1</td>
<td>228.1</td>
<td>226.3</td>
</tr>
<tr>
<td>tHold</td>
<td>445.0</td>
<td>264.7</td>
<td>576.6</td>
<td>295.9</td>
<td>274.9</td>
<td>320.3</td>
<td>223.3</td>
</tr>
<tr>
<td>mult+rle</td>
<td>223.1</td>
<td>271.7</td>
<td>318.4</td>
<td>266.1</td>
<td>256.0</td>
<td>279.9</td>
<td>238.9</td>
</tr>
<tr>
<td>Intersection</td>
<td>270.8</td>
<td>319.3</td>
<td>346.9</td>
<td>309.8</td>
<td>322.1</td>
<td>339.4</td>
<td>362.0</td>
</tr>
<tr>
<td>lmon</td>
<td>230.6</td>
<td>279.8</td>
<td>297.1</td>
<td>274.5</td>
<td>263.6</td>
<td>285.7</td>
<td>246.5</td>
</tr>
</tbody>
</table>

Characterizer. Power and timing analyses are performed using Synopsys Primetime [21]. We show results for all benchmarks from [22] and for a selection of EEMBC [23] benchmarks that fit in the memory of the processor. Benchmark applications are chosen to represent emerging ultra-low-power application domains such as wearables, IoT, and sensor networks [22]. Activity profiles for the benchmarks are generated using the input-independent application analysis algorithm described in [11] and [15]. The WDVS tool is implemented in Cshel and TCL. Experiments were performed on a server housing two Intel Xeon E-2640 processors (8-cores each, 2GHz operating frequency, 64GB RAM).

5 RESULTS

To evaluate the benefits of our WDVS approach for ULP systems, we compare the minimum voltage and power achieved by WDVS against the approach for exploiting DTS described in [11]. Table 1 shows the minimum safe voltage for each benchmark application, as well as the corresponding minimum power consumption achieved by both techniques. Optimizing the processor to expose more DTS allows WDVS to achieve significantly higher power savings. Figure 3 compares power savings for WDVS against the DTS baseline and against operation at the nominal voltage. On average, WDVS enables a 27% lower operating voltage, resulting in a 35% reduction in power consumption with respect to baseline DTS exploitation. Compared to operation at nominal voltage, the power of a WDVS design is, on average, nearly cut in half. Power savings are up to 37% compared to the DTS baseline, and up to 51% compared to operation at the nominal voltage, with a corresponding voltage reduction of 350mV. Since WDVS can use cells with higher drive strength to optimize dynamic critical paths, it may increase area. Average area overhead across all benchmark applications is 5%; however, power savings are significant despite this small amount of area overhead.

Optimizing a design to increase DTS results in significantly lower power. In the future, market forces such as the IoT revolution, which demands billions of application-specific ULP processors [24–26], and technologies such as printed electronics [27, 28], which offers the possibility of cheaply printing a processor optimized for a particular application, may make the scenario of optimizing a general purpose IP design for particular target applications [15] more common. However, even general purpose processors are optimized for a typical workload of benchmark applications, at least at the architecture level. Our approach enables additional design-level optimization for the target applications for a design and is particularly relevant for ULP designs that are expected to support a small number of applications or common computational kernels. Notably, our design still retains its general-purpose nature, maintains the same functionality as the original design, and does not degrade performance for other applications run on the design, even after optimization. As such, it is important to explore the impact of application-specific optimizations on the power characteristics of other applications that may be run on the chip. Table 2 shows the minimum power for a processor that is optimized for the application denoted by the row label when it runs the application denoted by the column label. For each minimum power value, we used the voltage attenuation procedure described in Section 3 to determine the minimum safe voltage for the application.

The main diagonal of the table verifies that power is minimized for an application when the processor is optimized for that application alone. Further inspection of the table reveals other interesting insights. For instance, optimizing for one application may reduce power for other applications as well. As an example, a processor optimized for mult, binSearch, or autocorr1 also reduces power when running any of the other benchmark applications. This is evident in Figure 4, which shows the percentage change in power for each of the benchmarks running on each of the designs optimized for a specific application. The reason for this synergistic behavior is that when two applications have dynamic critical paths in common, optimizing the dynamic critical paths of one application can allow both applications to achieve a lower operating voltage, essentially “killing two birds with one stone”. For example, mult and FFT both use the processor’s hardware multiplier, which contains several dynamic critical paths for the applications. Thus, a processor optimized for mult exposes significantly more DTS for FFT as well.
Interestingly, exercisable gates for mult can have a negative impact for another application. As seen in Figure 5, which shows Venn diagrams of the exercisable gates for several application pairs, about 90% of the exercisable gates for FFT are also exercisable by mult, including the gates belonging to FFT’s dynamic critical paths. However, there are many exercisable gates for mult that are not exercisable by FFT, including gates that belong to the dynamic critical paths for mult. As can be seen in Table 2, this also means that optimizing for mult, while beneficial for FFT, is not as good as optimizing for FFT itself, since optimizing for mult performs many optimizations that are unnecessary for FFT.

The last three rows of Table 2 represent designs that are optimized for multiple benchmarks. For instance, the design labeled ‘mult+rle’ is expected to provide maximum power benefits for systems running these two applications for a majority of their lifetime. This is validated in Table 3. The designs optimized for benchmarks listed in the first column each run mult and rle for equal amounts of time. Thus, average power is calculated as the average of the power values for each application.1 The design optimized for both mult and rle has lower power than the designs optimized for either application alone. While optimizing to maximize DTS for multiple applications improves average power, it degrades the minimum power for the applications when considered individually, since the design is over-optimized for the individual applications, which exercise only a subset of the gates in the union set. This also explains why WDVS has benefits over exploiting DTS on the original design. Since the original design considers all gates as equals when optimizing the design, the resulting design is over-optimized for any individual application that only exercises a subset of the gates in the design.

As another example, the autocorr1 application has the most exercisable gates of any application in our benchmark set. In fact, the sets of exercisable gates for all other benchmarks are close to being subsets of the exercisable gates for autocorr1. Thus, optimizing DTS for autocorr1 also optimizes most of the dynamic critical paths for all other applications. As such, all applications achieve power reductions on the processor optimized for autocorr1. This can also be seen in Figure 5, which shows Venn diagrams of the exercisable gates for several application pairs. As seen in the figure, the exercisable gates for autocorr1 almost completely encompass the exercisable gates for mult and rle, covering over 99% of the exercisable gates for mult and 96% for rle. The situation is similar for the other applications.

It can also be seen in Figure 4 that optimizing for one application can have a negative impact for another application. Interestingly, although optimizing for mult helped FFT (as noted above), optimizing for FFT actually hurts mult. This is because mult exercises longer critical paths in the hardware multiplier than FFT, so optimizing the dynamic critical paths for FFT adds overhead to the design, increasing the power, but fails to optimize the paths necessary for mult to achieve a lower voltage. This behavior can be explained further with a Venn diagram in Figure 5. About 90% of the exercisable gates for FFT are also exercisable by mult, including the gates belonging to FFT’s dynamic critical paths. However, there are many exercisable gates for mult that are not exercisable by FFT, including gates that belong to the dynamic critical paths for mult. As can be seen in Table 2, this also means that optimizing for mult, while beneficial for FFT, is not as good as optimizing for FFT itself, since optimizing for mult performs many optimizations that are unnecessary for FFT.

The last three rows of Table 2 represent designs that are optimized for multiple benchmarks. For instance, the design labeled ‘mult+rle’ is expected to provide maximum power benefits for systems running these two applications for a majority of their lifetime. This is validated in Table 3. The designs optimized for benchmarks listed in the first column each run mult and rle for equal amounts of time. Thus, average power is calculated as the average of the power values for each application.1 The design optimized for both mult and rle has lower power than the designs optimized for either application alone. While optimizing to maximize DTS for multiple applications improves average power, it degrades the minimum power for the applications when considered individually, since the design is over-optimized for the individual applications, which exercise only a subset of the gates in the union set. This also explains why WDVS has benefits over exploiting DTS on the original design. Since the original design considers all gates as equals when optimizing the design, the resulting design is over-optimized for any individual application that only exercises a subset of the gates in the design.

The last two rows of Table 2 represent designs that are optimized for all the applications in our benchmark set. One design optimizes the intersection of exercisable gates, and the other exercises the union. These designs are expected to have good power characteristics for a processor that runs all the applications roughly equally. The intersection design fails in this regard, because for every application, it fails to optimize gates that are in the application’s critical paths. Thus, the applications have limited DTS. The union design, on the other hand, provides significant benefits for all applications, as can be seen in the last sub-figure of Figure 4. This result suggests that even enhancing DTS for a large set of applications (e.g., the entire benchmark set used to characterize a general-purpose processor during its design) can have significant power benefits over exploiting DTS on the unoptimized design. Since our optimizations only incur a relatively small area overhead and do not negatively impact performance for any application, this result may motivate the use of our WDVS optimization approach even for applications that are expected to run a large number of applications.

6 CONCLUSION AND FUTURE WORK

Ultra-low-power chipsets are in higher demand than ever due to applications like IoT, wearables, and sensor networks. In this work,
we proposed design optimizations that target the workload-specific critical paths in a design to reduce the power of ULP systems by exposing more DTS and allowing them to operate at lower voltages for the same performance, while still guaranteeing correct application behavior. Compared to exploiting DTS without our optimizations, we demonstrated 35% additional power savings, on average, and power savings are up to 51% compared to the baseline openMSP430 design operating at nominal voltage.

There is considerable scope to build upon the work done in this paper, including the following future work directions:

- **De-optimization of the paths not used by any application:** This would further reduce leakage power and also reduce area, potentially resulting in area reduction rather than overhead. However, the general-purpose nature of the design would be somewhat degraded, as performance may be degraded for non-target applications.

- **WDVS-aware compiler optimizations:** Compiler optimizations can tune software to avoid activity on dynamic critical paths and expose more DTS.

- **WDVS-aware architecture-level optimizations:** Many parameters of the processor, such as cache memory, network bus width, pipeline depth, etc. can be optimized to leverage more control over dynamic critical paths and improve DTS for the target set of applications.

- **Load splitting/net splitting:** Net splitting would lead to introduction of new cells in the design, which would in turn lead to netlist-activity profile mismatch. However, it may do a better job at recovering power than the other two optimizations used in this paper. Optimizations that introduce new cells can be supported by regenerating the activity profile of the processor each time new cells are introduced, potentially reducing minimum power at the expense of increased simulation runtime.

### Table 3: Minimum power (µW) for designs that run mult and rle for equal amounts of time.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>mult</th>
<th>rle</th>
<th>Average Power-(mult+rle)/2</th>
</tr>
</thead>
<tbody>
<tr>
<td>mult</td>
<td>220.3</td>
<td>199.3</td>
<td>219.8</td>
</tr>
<tr>
<td>rle</td>
<td>224.3</td>
<td>209.4</td>
<td>216.9</td>
</tr>
<tr>
<td>mult-rle</td>
<td>223.9</td>
<td>279.9</td>
<td>251.5</td>
</tr>
</tbody>
</table>

### Figure 5: Venn diagrams show the intersection of exercisable gates for different applications. The extent to which optimizing for one workload reduces power for another depends on the number of common and unique exercisable gates and the timing-criticality of the paths to which they belong.