<u>FPGA-Based Control Board</u> <u>User Manual</u>

Department of Electrical and Computer

Engineering

University of Minnesota

November 7, 2011

The first Course in Power Electronics covers the operation of dc-dc and dc-ac converters such as buck converter, boost converter buck-boost converters (along with their transformer isolated counterparts, forward and flyback converters) and single phase and three phase inverters. These converters are controlled using analog circuitry present on the Power-Pole board in the Power Electronics lab and using dSPACE on the inverter board. An FPGA control board can be used for controlling these converters. This board is capable of closed-loop operation when interfaced with the Power-Pole board and openloop operation with the Inverter board.

**Safety warning**: This Control board is intended for use in the Power Electronics and Electric Drives labs. While performing any experiment, the safety precautions of the lab should be followed. Refer to the respective lab manuals for these important safety measures.

## Contents

1	Getting Started	<b>2</b>			
	1.1 Board Layout	2			
	1.2 Downloading Configuration File	2			
	1.3 Preparing the Power-Pole Interface Cable	5			
	1.4 User Interface	6			
<b>2</b>	PWM for Open-Loop DC-DC Converters				
	(Experiment 1)	7			
	2.1 Objective	7			
	2.2 Performing the Experiments	7			
3	Closed-Loop DC-DC Buck Converter				
	(Experiment 2)	8			
	3.1 Objective	8			
	3.2 Determine the Transfer Function	8			
	3.3 Designing the Controller	9			
	3.4 Preparing the Setup	11			
	3.5 Measurement and Waveforms	11			
	3.5.1 Varving the Load	11			
	3.5.2 Varying the Reference	12			
4	Three-Phase Inverter				
-	(Experiment 3)	13			
	4.1 Objective	13			
	4.2 Propering the Setup	13			
	4.2.1 Varying the Frequency	13			
<b>5</b>	Appendix	14			

## 1 Getting Started

### 1.1 Board Layout

At the core of the FPGA control board, is a Xilinx<sup>®</sup> Spartan<sup>®</sup>-3E FPGA which is configurable by an on-board PROM. The configuration file (.mcs) can be downloaded into the PROM using a USB/JTAG interface module. Also present on the board is a 12-bit multiplexed dual-channel ADC to perform closed-loop control experiments. The layout of the various components are shown in Fig. 1.



Figure 1: FPGA control board

## 1.2 Downloading Configuration File

Before using the board, make sure the board is running the latest version of the configuration file. This latest version can be found at the University of Minnesota, Electric Energy Systems group website http://www.ece.umn.edu/groups/power/mat\_lab.html.

- 1. Download the latest .mcs file from the Laboratories section of the webpage.
- 2. If you do not already have Digilent Adept installed, install the latest version from the Digilent Inc. website http://www.digilentinc.com
- 3. Connect the Digilent JTAG-USB Full Speed Module to an available USB port and follow on-screen instructions to install the appropriate device drivers.

	Connect: JtagHs1
	Product: Digilent Device
onfig Settings	
PROM	Browse     Program
FPGA XC3S250E	Browse     Program
	Tellipling Chain
	Initialize Chain
ault information loaded.	Initialize Chain
ault information loaded. nd device ID: 11c1a093 nd device ID: 5045093	Initialize Chain
ault information loaded. nd device ID: 11c1a093 nd device ID: 15045093 alization Complete. evice 1: XCF025	Initialize Chain

Figure 2: Digilent Adept main window

- 4. With the JTAG-USB module still connected, open Digilent Adept. The main window opens as shown in Fig. 2.
- 5. Connect the JTAG-USB module to the JTAG connector (J5) of the FPGA control board. Make sure the module is properly aligned with the pin names on the board matching those on the module.
- 6. Make sure the configuration jumper (J7) is set to ROM-mode and turn on the board.
- 7. Plug in the 5V dc power supply to the FPGA control board and turn on the power switch.
- 8. Click 'Initialize Chain' in the Digilent Adept window. The software should recognize the FPGA (XC3S250E) and the PROM (XCF02S) as shown in Fig. 3.
- 9. Click the 'Browse' button next the PROM and select the .mcs file.
- 10. Download the .mcs file into the PROM by clicking the 'Program' button. When successfully completed, the status message shown in Fig. 4 should appear.
- 11. Turn off the FPGA control board and disconnect the JTAG-USB module.

	Connect: JtagHs1
	Product: Digilent Device
nfig Settings	
PROM XCF02S	Browse     Program
XC3S250E	Browse     Program
	Initialize Chain
ult information loaded.	Initialize Chain
ult information loaded. id device ID: 11:1093 id device ID: 50:45093	Initialize Chain
ult information loaded. id device ID: 11:1093 ilization Complete. vice 1: YCEOS	Initialize Chain

Figure 3: Digilent Adept: JTAG Chain Initialized

	Connect: JtagHs1   Product: Digilent Device
nfig Settings	
PROM XCF02S top_sm_500e.mcs	▼ Browse Program
FPGA XC3S250E	Browse Program
	Initialize Chain
evice 2: XC3S250E Config file for XCF02S: "C:\Users\Mudita\D	esktop\academics\RA lab work\top_sm_500e.mcs"
aaring to program XCF02S ing device gramming gramming Successful.	
AT MALE THE THE WAY WHAT WAS A MALE AND A MALE AND A	

Figure 4: Digilent Adept: Program downloaded successfully

## 1.3 Preparing the Power-Pole Interface Cable

The supplied Power-Pole board interface cable has to be soldered to a blank daughter board which plugs into J60 of the Power-Pole board (Fig.6). Note that this daughter board is the proto-board that is used in the voltage mode control and current mode control experiments of the Power Electronics lab. Solder the wires according to Table 1. The soldered cable is shown in Fig. 5

FPGA control board (J1)		Power-Pole board	
Pin	Color	Pin	Name
1	Red	J68(+)	PWM
2	Black	J68(-)	GND
3	Red	J60(Pin 9)	V2/5
4	Blue	J60(Pin 7)	CURRENT1
5	Yellow	J60(Pin 11)	CURRENT2
6	Black	J60(Pin 19)	GND

 Table 1: Power-Pole board interface



Figure 5: Interface cable



Figure 6: Connection with power-pole board

## 1.4 User Interface

The main user interface is the LCD display for output and the keypad for input. Using this interface, the user can navigate between the different modes of operation of the control board and change experiment parameters. The keypad functions are give in Table 2.

Key	Function		
1-9	Enter numeric data		
0	Enter numeric data/ Reset		
HOME	Terminate current operation and return to startup screen		
ENTR	Confirm selection		
$\leftarrow$	Delete most recently entered character		
S	Toggle between parameters that can be changed		
+	Increase the selected parameter		
_	Decrease the selected parameter/ Negative sign		

Table 2: Keypad Functions

## 2 PWM for Open-Loop DC-DC Converters (Experiment 1)

### 2.1 Objective

The FPGA control board is used to generate variable frequency PWM pulses. These pulses can be used for open loop control of the following Power Electronics laboratory experiments.

- 1. Buck Converter
- 2. Switching Characteristic of MOSFET and Diode
- 3. Boost Converter
- 4. Buck-Boost Converter
- 5. Flyback Converter
- 6. Forward Converter

### 2.2 Performing the Experiments

Connect the FPGA control board to the Power-Pole board using the Power-Pole board interface cable (Fig. 5). After powering on the FPGA control board, input 1 at the startup screen and press ENTR. This executes the open-loop PWM generation module. In the above mentioned set of experiments, either the frequency or the duty ratio is to be varied. The key 'S' on the keypad is used to make this selection. The frequency of the PWM pulse can be varied from 50 kHz to 200 kHz in steps of 10 kHz and the duty ratio of the PWM pulses can be varied from 0 to 0.9 in steps of 0.025 using the ' + ' or ' - ' keys on the keypad on the FPGA board. Follow the instructions for the respective experiments as detailed in the Power Electronics Lab Manual. Make sure that the switch 2 of S30 on the Power-Pole board is set to PWM EXT. Observe the PWM pulses on the oscilloscope.

## 3 Closed-Loop DC-DC Buck Converter (Experiment 2)

#### 3.1 Objective

The objective is to design a digital voltage-mode controller for a buck converter.

#### 3.2 Determine the Transfer Function

The small-signal transfer function  $G_{ps}(s)$  must first be obtained either by simulation or by experimentation.  $G_{ps}(s) = \tilde{v}_o(s)/\tilde{d}(s)$ 



Figure 7: The Gain and Phase of power stage.

Simulate the circuit in PSpice (buck\_conv\_avg.sch) with the appropriate values for inductance and capacitance and obtain the bode plot for \$\tilde{v}\_o(s)/\tilde{d}(s)\$ as shown in Figure 7. The bode plot can also be obtained using the transfer function given by (1)(Eq. 4-15 of First Course on Power Electronics- Ned Mohan).

$$\frac{v_o(s)}{\tilde{d}(s)} = \frac{V_{in}}{LC} \frac{1 + srC}{s^2 + s(\frac{1}{RC} + \frac{r}{L}) + \frac{1}{LC}}$$
(1)

• Select a crossover frequency  $f_c$ . Note: the crossover frequency is the frequency at which the gain equals to 0dB. The value of  $f_c$  is generally chosen just beyond the L-C resonance frequency.

• Measure the gain and phase of the transfer function  $\tilde{v}_o(s)/\tilde{d}(s)$  at  $f_c$ .

#### 3.3 Designing the Controller

With gain and phase of the buck converter at the crossover frequency, the controller can be designed to obtain the desired regulation in output voltage.



Figure 8: Block diagram of Buck converter with Voltage Mode Control

• The controller  $G_c(s)$ , given by equation (2) can be designed using the steps given in the text book, First Course on Power Electronics by Ned Mohan (Section 4-4).

$$G_c(s) = \frac{kc\left(1 + \frac{s}{\omega_z}\right)^2}{s\left(1 + \frac{s}{\omega_p}\right)^2} \tag{2}$$

$$|G_{fb}(s)| = K_{fb} = 0.2 \times 0.6 = 0.12$$
  

$$|G_{adc}(s)| = \frac{1}{0.0012207} \cdots \text{ as } 5\text{V} = 4096 \text{ bits.}$$
  

$$G_{pwm}(s)| = \frac{1}{2000} \cdots \text{ sawtooth waveform counts from 0 to 2000.}$$
(3)

Where,  $|G_{fb}(s)|$  is the gain of the analog feedback amplifier on the board,  $|G_{adc}(s)|$  is the gain of the ADC,  $|G_{pwm}(s)|$  is the gain of the sawtooth comparator.

• At the crossover frequency  $f_c$ , the open loop gain,  $|G_L(s)|$  is 1.

$$|G_L(s)|_{f_c} = |G_c(s)|_{f_c} \times |G_{fb}(s)|_{f_c} \times |G_{adc}(s)|_{f_c} \times |G_{pwm}(s)|_{f_c} \times |G_{ps}(s)|_{f_c} = 1 \quad (4)$$

• The discrete equivalent,  $G_c(z)$  of  $G_c(s)$  can be obtained using the Tustins approximation. This transformation can be obtained by replacing 's' in (2) by (5)



Figure 9: The Gain and Phase of the Controller

The sampling frequency,  $f_s$  is set at 10kHz.

$$s = \frac{2}{T} \cdot \frac{(z-1)}{(z+1)}$$
(5)  
Where,  $T = \frac{1}{f_s}$ 

 $G_c(z)$  is given by (6)

$$G_c(z) = \frac{a_1 z^3 + a_2 z^2 + a_3 z + a_4}{b_1 z^3 + b_2 z^2 + b_3 z + b_4}$$
(6)

• The values of  $a_1, a_2, a_3, a_4, b_1, b_2, b_3$  and  $b_4$  can be calculated as using the equations below

$$K = kc \frac{(\omega_p/\omega_z)^2}{2f_s}$$

$$a_1 = K(\omega_z^2 + (2f_s)^2 + 4f_s\omega_z)$$

$$a_2 = K(3\omega_z^2 - 4f_s^2 + 4f_s\omega_z)$$

$$a_3 = K(3\omega_z^2 - 4f_s^2 - 4f_s\omega_z)$$

$$a_4 = K(\omega_z^2 + 4f_s^2 - 4f_s\omega_z)$$

$$b_1 = \omega_p^2 + (2f_s)^2 + 4f_s\omega_p$$

$$b_2 = \omega_p^2 - 12f_s^2 - 4f_s\omega_p$$

$$b_3 = -\omega_p^2 + 12f_s^2 - 4f_s\omega_p$$

$$b_4 = -(\omega_p^2 + (2f_s)^2 - 4f_s\omega_p)$$
(7)

$$\begin{bmatrix} A1\\ A2\\ A3\\ A4\\ B1\\ B2\\ B3\\ B4 \end{bmatrix} = (2^7) \cdot \frac{1}{b_1} \begin{bmatrix} a_1\\ a_2\\ a_3\\ a_4\\ b_1\\ -b_2\\ -b_3\\ -b_4 \end{bmatrix}$$
(8)

• Round off A1, A2, A3, A4, B1, B2, B3 and B4 to the nearest integer value.

#### 3.4 Preparing the Setup

- Refer to the Voltage-Mode Control experiment of the Power Electronics lab manual. Make sure that the switch 2 of S30 on the Power-Pole board is set to PWM EXT.
- Connect the FPGA control board and the Power-Pole board using the Power-Pole board interface cable(Fig. 5).
- After powering on the FPGA control board, input 2 at at the startup screen and press ENTR. This executes the closed-loop PWM generation module.
- Using the keypad, enter the coefficients A1, A2, A3, A4, B1, B2, B3 and B4 in the FPGA Control Board.
- Set RL=20 ohms.
- Turn on the switched load (Switch 3 of S30).
- Turn ON the  $\pm 12$  V signal supply and check for green LED.
- Have the circuit checked by the lab instructor.
- Set Vd to 24 V.

#### **3.5** Measurement and Waveforms

#### 3.5.1 Varying the Load

- Set the reference voltage at 5 V.
- Observe the output voltage V2+. The transient response can be observed by triggering the scope to the gate pulse of the mosfet that switches the 20 ohm load resistance. This mosfet is located in sector K-6 (Fig. 13) of the power-pole board.
- Measure the value of peak overshoot.
- Measure the rise time.



Figure 10: Set the voltage reference to 5V



Figure 11: Trigger scope to mosfet

#### 3.5.2 Varying the Reference

• Vary the reference Voltage from 5 V to 10 V using the '+' or '-' keys on the keypad on the FPGA control board and observe the output voltage.

## 4 Three-Phase Inverter (Experiment 3)

## 4.1 Objective

The FPGA control board generates PWM pulses for a three phase inverter. A variable frequency V/f control is implemented. This experiment is performed by connecting the FPGA control board to the Inverter board.

## 4.2 Preparing the Setup

- Before you begin, read Appendix A of the Electric Drives lab manual.
- The connections for this experiment are shown in Fig. 12.
- After powering on the FPGA control board, input 3 at the startup screen and press ENTR. This executes the Three phase V/f PWM generation module.

#### 4.2.1 Varying the Frequency

The speed of the motor can be varied from 0 Hz to 90 Hz in steps of 5 Hz using the ' + ' or ' - ' keys on the keyp ad on the FPGA board.



Figure 12: Three-phase Induction Motor

# 5 Appendix



Figure 13: Power Electronics Board

Table 3: Add caption

No.	Component	Ref. Des.	Location in Fig.13
1	Terminal V1+	J1	A-1
2	Terminal V2+	J21	L-1
3	Terminal COM (input)	J2	A-4
4	Terminal COM (output)	J22	L-6
5	DIN connector for 12 V signal supply	J90	A-5
6	Signal supply switch	S90	B-6
7	Signal supply $+12$ V fuse	F90	B-5
8	Signal supply 12 V fuse	F95	B-6
9	Signal supply LED	D99	B-5
10	Fault LED	D32	D-6
11	Over voltage LED	D33	D-6
12	Over current LED	D34	D-6
13	Upper MOSFET, diode and heat sink assembly	Q15, D15	C-2
14	Lower MOSFET, diode and heat sink assembly	Q10, D10	C-4
15	Screw terminal for upper MOSFET source	J13	D-3
16	Screw terminal for lower diode cathode	J11	D-4
17	Screw terminal for upper diode anode	J12	E-3
18	Screw terminal for lower MOSFET drain	J10	E-4
19	Screw terminal for Mid-point	J18	F-3
20	Magnetics Board plug-in space	J20	H-3
21	PWM Controller UC3824	U60	I-5
22	Duty ratio pot RV64	RV64	F-5
23	Switching frequency adjustment pot RV60	RV60	I-5
24	External PWM signal input terminal	J68	G-6
25	Selector Switch Bank	S30	E-5
26	Daughter board connector	J60	H-6
27	Switched load	R22	K-5
28	Resettable Fuse	F21	L-2
29	Control selection jumpers	J62, J63	J-5
30	Ramp select jumper	J61	H-5
31	Current limit jumper	J65	H-6
32	Small-signal ac analysis selection jumper	J64	G-5
33	Input current sensor (LEM)	CS1	B-1
34	Output current sensor (LEM)	CS5	K-2



Figure 14: Electric Drives board

No.	Component	Ref. Des.	Location in Fig. 14
1	Terminal +42	J1	A-4
2	Terminal GND	J2	A-3
3	Terminal PHASE A1	J3	D-6
4	Terminal PHASE B1	J4	E-6
5	Terminal PHASE C1	J5	G-6
6	Terminal PHASE A2	J6	J-6
7	Terminal PHASE B2	J7	K-6
8	Terminal PHASE C2	J8	L-6
9	DIN connector for 12 V signal supply	J90	B-2
10	Signal supply switch	S90	C-2
11	Signal supply $+12$ V fuse	F90	C-2
12	Signal supply-12 V fuse	F95	B-2
13	Signal supply LED	D70	C-2
14	MOTOR1 FAULT LED	D66	D-2
15	MOTOR2 FAULT LED	D67	L-2
16	DIGITAL POWER LED	D68	I-2
17	MAIN POWER LED	D69	B-3
18	Inverter 1		D-3 to G-4
19	Inverter 2		I-3toL-4
20	DC Link capacitor of Inverter 1	C1	B-5
21	DC Link capacitor of Inverter 2	C2	G-5
22	Driver IC IR2133 for Inverter 1	U1	E-2
23	Driver IC IR2133 for Inverter 2	U3	J-2
24	Digital Supply Fuse	F2	G-1
25	dSPACE Input Connector	P1	H-1 and I-1
26	RESET switch	S1	L-1
27	Phase A1 current sensor (LEM)	CS2	C-5
28	Phase B1 current sensor (LEM)	CS3	D-5
29	Phase A2 current sensor (LEM)	CS5	H-5
30	Phase B2 current sensor (LEM)	CS6	J-5
31	DC link current sensor (LEM)	CS1	L-5
32	VOLT DC	BNC5	B-4
33	CURR A1	BNC1	B-3
34	CURR B1	BNC2	C-3
35	CURR A2	BNC3	H-3
36	CURR B2	BNC4	I-3

Table 4: Locations of components on Power Electronics Drives board