


# Electromigration-Induced Bit-Error-Rate Degradation of Interconnect Signal Paths Characterized from a 16nm Test Chip

Nakul Pande<sup>1</sup>, C. Zhou<sup>2</sup>, M. H. Lin<sup>3</sup>, R. Fung<sup>4</sup>, R. Wong<sup>4</sup>,  
S. Wen<sup>4</sup>, and C. H. Kim<sup>1</sup>

<sup>1</sup>University of Minnesota, <sup>2</sup>currently with Maxim Integrated, <sup>3</sup>TSMC, <sup>4</sup>Cisco Systems





# Outline



- **Introduction**
- **Proposed BER-based EM Degradation Monitor**
- **Automated Testing Methodology**
- **Measured Results from the 16nm Test-Chip**
- **Conclusion**

# Electromigration In Interconnects

## Abrupt failure




## Progressive failure




A.S. Oates, et al., TDMR, 2009

- EM is a function of current density, temperature and mechanical stresses
- Impact: Increased delay in signaling interconnects, IR drop in power grids

# Prior Art: Resistance-based EM Tracking Approaches




- Large test area due to IO pads
- Long test time due to serial testing
- Extensive oven-based setup (300°C – 400°C)



- Small test area using array
- Short test time with parallel stress
- Simpler setup using on-chip heaters

N. Pande et. al., IEDM, 2019

# Proposed Concept: BER-based EM Degradation Tracking




- Capture EM 'R' shifts directly in terms of degradation in the T-0 BER
- Relevant metric for quantifying the signaling capability of a datapath
- Digital-Intensive on-chip approach, featuring high precision bit-wise tracking

# Outline

- Introduction
- **Proposed BER-based EM Degradation Monitor**
- Automated Testing Methodology
- Measured Results from the 16nm Test-Chip
- Conclusion



# Test-Vehicle Overview



- Snake shaped metal heaters
- 4-wire sensing implemented with matched feeders to accurately track temperature in heating area

**On-Chip Metal Heater**

# Test-Vehicle Overview




## Measurement Top

- VCO: 7-stage, cross-coupled, supply tuned ROOSC
- Pattern Generator: 32-bit circular-shift register with scan-based parallel load capability
- 10-bit asynchronous counters to accumulate bit '0' & bit '1' errors separately




# Test-Vehicle Overview



## Unit Tile-able Cell


- Local sampling monitors separately track Data '0' & Data '1' bit-errors
- Errors from a selected group are routed to the measurement top



\*Interconnects routed underneath heaters


# Test-Vehicle Overview

## DUT Routing




- DUTs folded & mirrored to maximize area utilization
- Routed with wide feeders to minimize IR drop

# Implementation Summary



Process	16nm FinFET
Core, I/O VDD	0.8V, 1.8V
Chip Area	926 μm x 926 μm
Design Area	172 μm x 435 μm
DUT Types	M4-M3, M2-M3
Wire Lengths	50, 100, 200 μm
Wire Widths	Minimum
Datapaths / Chip	96 (x5 = 480 total wires)

- Chip Feature Summary




- Implemented EM test-structures


# Outline

- Introduction
- Proposed BER-based EM Degradation Monitor
- **Automated Testing Methodology**
- Measured Results from the 16nm Test-Chip
- Conclusion



# Measurement Methodology




• Measurement Flow



• Measured BER Vs. Window size



# Test Setup





# Outline

- Introduction
- Proposed BER-based EM Degradation Monitor
- Automated Testing Methodology
- **Measured Results from the 16nm Test-Chip**
- Conclusion




# Heater TCR Characterization & Extrapolation



- TCR linearity allows accurate translation to target stress temperature: 360°C, for this work




# T-0 BER Characterization Of Fresh Datapaths




- BER saturates at lower frequencies for interconnect paths with longer lengths

# Stress Experiment: Measured $I_{\text{STRESS}}$ Degradation





- 1-1.5% shifts are monitored per stress cycle (expect the final two)

# Stress Experiment: Measured Results



50 $\mu$ m M4-M3-M4 Datapaths, Stressed @ 360 $^\circ$ C, Measured @ 25 $^\circ$ C


$\Delta$  Data '0'  $\diamond$  Data '1'



- T-0
- 50min
- 75min
- 90min
- 96min
- 107min
- 117min
- 124min
- 129min
- 133min
- 144min
- 148min
- 158min
- 170min
- 196min
- 206min
- 224min
- 248min
- 265min
- 285min
- 308min
- 314min
- 337min
- 362min
- 371min
- 411min
- 439min
- 487min
- 497min
- 523min
- 543min
- 648min
- 1302min

- Test-chip data captures both progressive & abrupt resistance-shift signatures in terms of the measured BER

# BER Characterized from four independent datapaths



# Conclusions

- The BER of an interconnect-path is proposed as a new metric for capturing EM-induced resistance-shift signatures
- A fully-digital hardware monitor featuring on-chip heaters, stress drivers & local sampling circuits for separately tracking Data '0' & Data '1' errors was implemented in a 16nm FinFET process
- Abrupt & progressive resistance-shift signatures were distinctly captured in terms of the measured BER