A Back-Sampling Chain Technique for Accelerated Detection, Characterization, and Reconstruction of Radiation-Induced Transient Pulses

Saurabh Kumar[®], *Member, IEEE*, Minki Cho[®], *Member, IEEE*, Luke R. Everson[®], *Member, IEEE*, Andres Malavasi, *Member, IEEE*, Dan Lake, Carlos Tokunaga, *Senior Member, IEEE*,

Muhammad Khellah, *Senior Member, IEEE*, James W. Tschanz^b, *Member, IEEE*, Vivek De^b, *Fellow, IEEE*, and Chris H. Kim^b, *Fellow, IEEE*

Abstract—Accurate characterization of radiation-induced soft errors is a critical step toward understanding the impact of these glitches on circuit and system reliability. With process scaling, there has been exponential increase in number of transistors that can be packed on a die which, in turn, results in higher sensitive node count and persistent soft error susceptibilities. In this work, a novel circuit technique employing higher sensitivity toward soft errors is proposed. The circuit makes use of current-starved gates with bias knobs to fine-tune both measurement resolution and strike sensitivity enabling accelerated and efficient induction of errors in a limited-time irradiation test environment. The backsampling chain (BSC) circuit can measure individual radiationinduced transient pulse with as low amplitude as $0.3 \times VDD$ while maintaining a high measurement resolution for pulsewidth characterization. The bias knobs allowing tuning of sensitivity and resolution enable, for the first time, a strike pulse waveform reconstruction methodology that can be used to calibrate current pulse models for assessing soft error rate (SER) sensitivity of standard logic gates.

Index Terms—Back-sampling, FinFET, multi-bit upset (MBU), neutron irradiation, radiation strike, single event transient (SET), single event upset (SEU), soft error rate (SER).

I. INTRODUCTION

WITH process scaling, integrated circuits have shown tremendous resiliency against radiation-induced events [1]–[5]. Scaling down of device feature size has resulted in lower charge collected by each junction, leading to a lower per transistor soft error rate (SER) with new technology nodes. Introduction of FinFET technology has

Manuscript received August 1, 2021; accepted October 6, 2021. This work was supported in part by the U.S. Government. The data analysis work was supported in part by the Defense Threat Reduction Agency under Basic Research Award HDTRA1-14-1-0042. (*Corresponding author: Saurabh Kumar.*)

Saurabh Kumar and Andres Malavasi are with Apple Inc., Beaverton, OR 97006 USA (e-mail: kumar175@umn.edu).

Minki Cho is with the Quality and Reliability Group, Intel, Hillsboro, OR 97124 USA.

Luke R. Everson is with Broadcom Inc., San Jose, CA 95131 USA.

Dan Lake, Carlos Tokunaga, Muhammad Khellah, James W. Tschanz, and Vivek De are with the Circuit Research Laboratory, Intel, Hillsboro, OR 97124 USA.

Chris H. Kim is with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TVLSI.2021.3119462.

Digital Object Identifier 10.1109/TVLSI.2021.3119462

changed the device architecture with elevated 3-D junction structures (Fig. 1). This has led to further reduction of SER due to a more constrained path for the charge to get collected [6], [7]. Even within FinFET technology, with further scaling, the fins have become narrower and taller, as shown in Fig. 1, which leads to even more constrained path for the charge to travel and get collected at the junction to induce an error.

Despite the steady decrease in per-transistor SER, the exponential increase in the number of transistors per chip may cause the chip-level SER to increase with scaling. Moreover, the lower operating voltage coupled with dynamic voltage scaling capabilities can make the system more susceptible to radiation-induced strikes depending on the operating conditions. Radiation-induced SER, especially in logic circuits, flip-flops, and memory arrays in advanced CMOS process, can pose significant reliability challenges for mission critical applications such as finance, transportation, military, space, biomedical, Internet of Things, and so on. Hence, SER remains a critical reliability issue that needs to be addressed in any new technology.

Previous works [8]–[12] have shown standard logic chains implemented, wherein a time-to-digital converter (TDC) circuit at the end of the chain is used for pulsewidth measurements (Fig. 2). In this case, using a long propagation path may induce pulsewidth modulation effects resulting in distorted results [13]. Moreover, standard gates are not sensitive enough for statistical data collection during the limited beam time. While using lower VDD values can increase the sensitivity, both the restore current and capacitance change so the circuit behavior at the nominal VDD may be hard to predict. In another work [14], a pulse shrinking chain with local sampling was used to capture and measure single event transient (SET) pulsewidth (Fig. 2). This is an elegant approach; however, the skewed gates used for pulse shrinking lower the SER sensitivity which adversely impacts the amount of data collected during the limited beam time.

Hence, an ideal SER characterization circuit must satisfy several requirements, including high sensitivity to radiation strikes, tunable sensitivity, a scalable architecture, and a uniform layout. In addition, it needs to support an SER characterization methodology that can use an analytical model

1063-8210 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

1



Fig. 1. Illustration showing radiation strike in planar and FinFET devices [13] (left). Reduced junction area and constricted fin structure in FinFET devices result in lower SER. Fin scaling impact on SER (right). Taller and narrower fins make the charge collection more difficult and, hence, lower the SER.

to predict SER susceptibility for any given circuit topology in the same process technology. While prior works [16]–[18] have, in parts, addressed few of these issues by proposing new detection circuits and a basis for a simulation framework, a comprehensive SER analysis framework is required based on measured data collected from circuit-based SER detection.

In this article, we propose a novel back-sampling chain (BSC) circuit technique that can meet the above listed requirements. The BSC circuit can detect SET, single event upset (SEU), and multi-bit upset (MBU), simultaneously. Although the proposed circuit is not an exact representation of standard logic gates, it allows the strike current pulse to be reconstructed with the help of a suitable SER model and, hence, the data can be mapped on to any given generic circuit topology with high confidence.

The test chip was implemented in a 14-nm trigate technology with a nominal VDD of 0.7 and irradiated under a neutron beam at the Los Alamos National Laboratory (LANL), Los Alamos, NM, USA. SET pulsewidth measurements and flip-flop SER cross section results are presented that highlight various circuit parameters impacting SER. The BSC circuit applies tunable analog bias voltage knobs that control the sensitivity and resolution of the circuit toward strikes. This allows fine control over both pulsewidth resolution as well as sampling cutoffs or detection thresholds. The detection threshold and pulsewidth measurement resolution parameters are swept to enable a unique voltage pulse reconstruction of the originally induced SET pulse based on measured data. To the best of our knowledge, this is the first-time demonstration of individual SET voltage pulse reconstructed based on irradiation data. The conference version of this work was published in [15].

II. CURRENT-STARVED INVERTER CHAIN

Fig. 2 shows the various circuit parameters that affect the critical charge (Q_{crit}) associated with a given circuit node. Q_{crit} , for SETs, is defined as the minimum amount of charge injected at device junction to induce a transient pulse propagation along the combinational chain. Restore current $I_{restore}$, node capacitance C_{node} , junction area J_{area} , and trip point of the next stage V_{SW} are the key circuit parameters that affect SER sensitivity. To enhance the sensitivity of the circuit to a



Fig. 2. Circuit parameters affecting SER in logic path (top). Previous radiation detection circuits [8], [14] are novel and elegant, but suffer from pulsewidth modulation effects and/or lower sensitivity to radiation strikes (middle and bottom).

radiation strike, we must reduce I_{restore} by making the drive current weaker, reduce C_{node} , increase J_{area} , and reduce V_{SW} .

In order to cater to these requirements, a chain of currentstarved buffers is used in our design as the detection circuit. As illustrated in Fig. 3 (top), each buffer consists of a pair of current-starved inverters with additional NMOS and PMOS devices per stage that are used for biasing purpose. Gate terminals of the bias transistors are tied alternatively to separate analog voltages and can be used to fine-tune the amount of starving that needs to be applied to each individual inverter stage, thereby controlling the SER sensitivity. Applying alternate bias lowers both the restore current and the switching threshold of the next stage, thereby increasing the sensitivity of the sensor chain. As the PMOS bias voltage (V_{PE})

KUMAR et al.: BSC TECHNIQUE FOR ACCELERATED DETECTION, CHARACTERIZATION, AND RECONSTRUCTION



Fig. 3. Current-starved inverters exhibit higher SER sensitivity due to lower restore current (I_{restore}) and lower switching threshold voltage (V_{SW}).

is increased and corresponding NMOS bias voltage in alternate stage ($V_{\rm NO}$) is reduced, the drive strength of the inverter pair reduces and skew increases resulting in increased sensitivity and pulse expansion.

To analyze the circuit sensitivity in the event of a radiation strike, an independent current source modeling the radiation current I_{strike} is used to inject charge at a given node (Fig. 3). The double exponential current transient model [19]-[21] was used with empirically chosen time constants and critical charge (Q_{crit}) values. More accurate FinFET current transient models are being developed, which could be adopted for future studies. Simulation results show that standard inverters are least sensitive toward the strike with no pulse propagation at the next stage node, while starved inverters exhibit higher sensitivity by detecting a strike pulse height as low as 28% of the supply voltage at 0.3 V. Also, as the starving is increased, sensitivity increases with the next stage pulses achieving an increased swing and a larger width. Fig. 4 shows simulation results for sensitivity comparison of current-starved chain and the standard buffer chain. The proposed circuit is able to achieve around $9 \times$ higher Q_{crit} sensitivity across multiple VDD points which will result in orders of magnitude higher number of SET strikes.

III. BSC CIRCUIT

A previous pulsewidth measurement technique employed local sampling of the SET pulses, while the pulse shrinks along its propagation line [12]. Each output node of the buffer is connected to a flip-flop that samples the output node of each stage. Local sampling of the transient pulse eliminates any pulsewidth modulation that may occur when routing signals to a shared TDC [11], [14].



Fig. 4. Simulation plot showing critical charge (Q_{crit}) comparison of current-starved buffers chain with standard inverter chain with respect to supply voltage.



Fig. 5. Skewed current-starved inverters in the direction of increasing sensitivity result in pulsewidth expansion along the propagation path.

In order to increase the strike probability in the detection chain, in this work, the starving direction of current-starved buffers is maintained in favor of higher sensitivity by keeping $V_{\rm PO} > V_{\rm PE}$ and $V_{\rm NO} > V_{\rm NE}$. However, the direction of skew applied to raise sensitivity results in pulsewidth expansion as the transient propagates along the buffer chain, as illustrated in Fig. 5.

The associated pulse expansion prohibits use of the direct local sampling method for pulsewidth measurements proposed in [12]. Hence, we propose a novel BSC circuit technique which addresses this issue by measuring the strike pulsewidth by means of back-sampling previous stage falling edge using later stage rising edge. The strength of current starving determines the per stage pulse expansion rate (also refers to the pulsewidth measurement resolution). Alternate starving results



Fig. 6. BSC circuit with current-starved buffers and embedded local sampling flops. For the sake of simplicity, we omitted the input MUX in front of each flip-flop which can be seen in Fig. 10. During irradiation mode, the flip-flop inputs are connected to the buffer outputs, whereas in read out mode, the flipflops are configured as a scan chain (grayed out path).

in unbalanced rise and fall time delays ($t_{fall} > t_{rise}$) leading to pulse expansion as it propagates along the chain. Transient pulse width measurement is enabled by back-sampling the fast propagating falling edge of the pulse using its later stage slow moving rising edge. Fig. 6 shows the back-sampling circuit with current-starved buffers and embedded flip-flop scan chain. Pulse expansion enables back-sampling of the falling edge of early stage transient pulse by the rising edge of a later stage transient pulse, as shown in Fig. 7. The detailed working principle of the BSC technique is discussed here. All flip-flop outputs are initialized to all 1's and then the circuit is irradiated under the radiation beam.

Once a strike induces the SET pulse at the inverter junction, it begins to propagate along the buffer chain, expanding while propagating. Since the falling edge of the pulse travels slower as compared with the rising edge, the rising edge eventually catches up with the falling edge and hence the pulsewidth information is captured in the form of the consecutive bit flips that are registered in the flops, as shown in Fig. 6. In the use case shown here, the strike is detected at the output node of third buffer in row number 3 (i.e., input of flip-flop F_{12} or clock of flip-flop F_2).

The induced transient begins back-sampling the nodes that are two rows behind in the chain. In this case, the first back-sampled node is third buffer output node in first row (i.e., input of flip-flop F_2). Hence, all nodes before this node are unsampled and their associated flops store the same initialized "1." Furthermore, as the pulse propagates, it keeps sampling "0" till the falling edge of the strike finally catches up with the rising edge of the later stages sampling pulse. In this case, it happens at the output node of first buffer in last row (i.e., input of flip-flop F_{19}). After this stage, all flops



Fig. 7. Timing waveform illustrating pulse expansion and back-sampling technique for measuring the originally induced SET pulsewidth.

sample a "1" since sampling rising edge cannot catch up with it. We define N_{strike} as the number of bits flipped in the array that is recorded in the scan-out data. In the flipped bits (N_{strike}), we also need to factor in the offset bits (N_{offset}) which are the sampled 0's due to the first two rows of flip-flops. This offset is equal to the number of stages between the sampling node and the flip-flop being back-sampled, which is 2 rows in the array. This is fixed to 500 stages (250×2 rows) in the test chip by design. Based on the rise and fall delay of the chain, N_{strike} , and N_{offset} , the original pulsewidth can be computed. According to our simulations, the minimum pulsewidth that can be measured reliably is ~25 ps which is limited by the setup time and hold time constraints of the flip-flop circuit.

Fig. 8 illustrates the SET pulsewidth computation in detail. N_{offset} is fixed to 500 by design. N_{strike} equals the number of total bits that flipped. The measured N_{strike} varies from strike to strike and contains the SET pulsewidth information. The rise delay and fall delay are measured for the entire chain at different VDD and gate bias voltages before each irradiation cycle. Dividing these delays by the number of stages in the BSC chain gives us the average per-stage pulse expansion rate $t_{\text{fall}} - t_{\text{rise}}$. The delay in time between rising edge of originally induced pulse and the rising edge of the sampling pulse is given by ($t_{\text{rise}} \times N_{\text{offset}}$). The original pulsewidth can then be computed by arithmetic subtraction of the added pulsewidth value due to expansion [($N_{\text{strike}} - N_{\text{offset}}$) × ($t_{\text{fall}} - t_{\text{rise}}$)] from the ($t_{\text{rise}} \times N_{\text{offset}}$) value.

The SER test chip can be configured in three modes, which are calibration, radiation, and scan modes, as shown in Fig. 9. In calibration mode, the BSC arrays are bypassed by means of MUX/De-MUX pairs as shown to estimate delays without the BSC array and then with the array. Difference in delay values gives a precise average propagation delay (t_{rise} and t_{fall})



Fig. 8. Timing waveform illustrating pulse expansion and back-sampling technique for measuring the original SET pulsewidth. t_{rise} and t_{fall} are precharacterized, while N_{offset} is set by design (two rows in BSC array). Table shows an example of SET pulsewidth calculation based on measurements parameters.

value for each buffer stage. Once the delays are measured, the chip is put in radiation mode with all flip-flops initialized to 1. When an SET pulse is generated, the local flip-flops back sample the signal value. This results in consecutive bit flips. After a fixed exposure time, the chip is switched to scan mode where the flip-flops are configured as a scan chain and sampled bits are scanned out for postprocessing. This cycle is repeated every 5–15 min depending on the test VDD. For relatively higher VDD values, irradiation duration is extended since higher supply reduces the probability of strike induction due to increased critical charge and vice versa. Detailed irradiation test routine will be provided in Section IV. A calibration routine just before each irradiation test cycle minimizes measurement error. The test routine details can be found in Section IV.

Fig. 10 shows the generic architecture of BSC array scalable in both row and column dimensions. In this work, a 250 row \times 500 column BSC array was implemented in the 14-nm test chip. The array is implemented using tile-able unit cell layout structure that allows for large-scale implementation in both x- and y-directions as shown. A unit cell-based layout is used to enable a uniform implementation that helps in decoupling location-based dependencies on SER due to geometric differences in the array.

Fig. 11 shows the 14-nm SER test-chip layout and specifications. Twelve identical BSC arrays were implemented in the chip. For control and data transfer, an eight-port JTAG control unit (JCU) was implemented with each port integrated to a



Fig. 9. BSC array can be configured in three modes, viz., calibration, radiation, and scan modes.

BSC array pair. The chip configurator block is responsible for controlling the mode of operation in the test chip.

IV. NEUTRON IRRADIATION TEST SETUP

Fig. 12 shows the SER test setup at LANL facility for neutron beam irradiation tests. Ten test boards, each containing nine chips, were vertically stacked in a custom-built aluminum enclosure. The openings at both sides of the enclosure allow the neutron beam to penetrate through all the chips. Nine test chips were mounted on each board. The nine chips on each board were placed in proximity so that all the chips were covered within the 3-in beam diameter. An on-board field-programmable gate array (FPGA) chip handles data and control signal communication via USB to a PC. Programmable low dropout (LDO) regulators and power sequencing (required for FPGA power bring up) schemes implemented on each board allow remote supply and gate bias voltage control via FPGA. To deliver highly stable analog gate bias voltages, a closed control loop-based LDO scheme was implemented on-board with a hierarchy of decoupling capacitors added on die as well as at the package and PCB levels.

The neutron beam energy versus flux plot is shown in Fig. 13 where the beam energy profile roughly follows the terrestrial neutron spectrum profile. The acceleration factor between the two profiles was 5×10^9 . The irradiation test



Fig. 10. BSC array implemented using a tile-able unit cell structure.



Technology	tri-gate HKMG CMOS	
Die area	3.7mm x 2.2mm	
Nominal VDD	0.7V	
Scan chain VDD	1.1V	
Array dimension per chip	250x500x12 = 1.5 million BSC stages	

Fig. 11. 14-nm trigate SER test-chip layout details showing 12 identical BSC arrays implemented with a total of around 1.7M BSC stages.

was conducted for five effective days and extensive SER data were collected under different supply voltage and gate bias conditions. Caution was exercised to avoid any permanent



Fig. 12. LANL neutron irradiation test setup with 90 chips on ten boards irradiated in parallel. Custom-built aluminum enclosure designed to accommodate ten SER test boards, each with nine SER test chips. Each SER test board equipped with an FPGA and USB/UART interface for automated remote control.

damage due to total ionization dose (TID) by controlling the beam flux and using large pool of test chips/boards to collect massive amount of statistical data.



Fig. 13. LANL neutron beam energy versus particle flux profile showing similar trends as compared with the terrestrial neutron profile with an acceleration factor of 5×10^9 .

Irradiation test routine (Fig. 14) consists of three phases beginning with the one-time calibration phase where the intrinsic delay values of the buffer chain are characterized for a given VDD and bias voltages and the scan chain is initialized to all "1." First step is a one-time calibration step where the intrinsic delays of the array are measured to establish per stage propagation delay and pulse expansion rate. These two measurements are then used to eventually compute the originally induced SET pulsewidth, as shown in Fig. 8. trise corresponds to average per-stage propagation delay of rising edge, while t_{fall} refers to the sum of t_{rise} and per-stage pulsewidth expansion. Measured input to output pulse rising edge delay from BSC array gives t_{rise} , while per-stage width expansion can be measured by taking difference of input and output pulsewidth and dividing it by number of BSC stages in the array. Calibration steps are needed each time the voltages are changed (analog bias as well as supply voltage).

Calibration is followed by irradiation phase in which the neutron strikes are detected and captured by the BSC circuit over a period of few minutes. After irradiation, scan-out is performed by raising the VDD to 1.0 V and scanning out all bits from the chain. Higher VDD during scan-out lowers the probability of data corruption under neutron beam. SET, SEU, and MBU errors can be seen in the sample spatial map given in Fig. 14. If a neutron particle strikes a node in the current-starved inverter chain and enough charge is collected, an SET can propagate across the buffer chain. This can be identified by a long trail of consecutive 0's sampled by adjoining flip-flops as shown in the two SET incidents. Isolated bit flips scattered across the map denote SEUs and MBUs that are induced when the strike happens at the storage nodes in the flip-flops. Multiple bit-flips within a reasonable range can be attributed to MBUs, while an SET pulse induction results in consecutive bit-flips with at least 500 stages of propagation. Any SET pulse spanning partially or completely, the last 500 stages (two rows) are discarded from analysis as the back-sampling operation ends at (array length—500)th stage.

V. NEUTRON TEST RESULTS

Neutron irradiation tests were performed for multiple supply voltages as well as different current starving levels. The VDD



Fig. 14. Irradiation test routine and raw data showing SET/SEU/MBU errors occurring in the BSC array during a single irradiation period. Orange colored bits show N_{offset} (=500, fixed by design), while white colored bits show N_{strike} (varies for each SET strike) in zoomed in SET pulse scan map. All orange/white bits are flipped bits to 0 from 1 during irradiation.



Fig. 15. Simulation plot showing resolution versus sensitivity tradeoff in BSC circuit. The circuit can detect very low amplitude pulses $(0.08 \times \text{ of VDD})$ with relatively good precision (12 ps); VDD and gate bias voltage knobs can be used in conjunction with each other to precisely control sensitivity.

sweep enabled analysis of SER trends as a function of supply voltage, while gate bias voltage sweep enabled analysis of SER dependence on the sensitivity. The pulsewidth measurement resolution could be tuned in 1.3–35-ps range which allowed detailed pulsewidth distribution analysis.

Fig. 15 shows the simulation plot depicting resolution versus sensitivity tradeoff. Bias voltage knobs in conjunction with VDD can be used to fine-tune resolution and sensitivity. This provides the ability to collect accurate data for different radiation/beam parameters and operating conditions. Furthermore, it enables sensitivity and resolution tuning during the experiments. Fig. 15 (right) illustrates both VDD and gate bias sweeps that vary the sampling cutoff.

Pulsewidth measurement was carried out for both VDD and gate bias sweeps. Fig. 16 shows the measured SET voltage pulsewidth distributions. During VDD sweep, gate bias



Fig. 16. Measured SET voltage pulsewidth distribution for bias sweep and voltage sweep. Bias/VDD control knobs allow precise tuning of both resolution and sensitivity in accordance with the requirements.



Fig. 17. Measured SER cross section plot of flip-flop SEUs as a function of VDD (left); measured normalized SER cross section of flip-flop SEUs and MBUs across various VDD points (right). Further details of the SEU and MBU pattern analysis method can be found in [22].

voltages were fixed which affect the sensitivity as well as pulse amplitude. At lower VDD, sampling cutoff drops which results in wider pulses being sampled. This is evident from the distribution plot where lower VDD contributes to generally wider SET pulses, while higher VDD has narrower pulses sampled. Moreover, critical charge goes down which leads to higher SER activity. Hence, at 0.4 V, SER is highest, also reflected in the absolute SET pulse count as compared with that at 0.6 V.

During gate bias sweep, VDD was kept constant while changing the current starving biases of the buffers. With more starving, sampling cutoff drops which results in wider voltage pulses. This is clearly seen in the distribution plot where the highest starving voltage of 0.2 V shows more sampled pulses in the wider range as compared with the lowest starving point of 0.3 V where majority of the sampled pulses are of narrow width.

Although not the main focus of this work, SEU and MBU errors captured by the flip-flop scan chain embedded within the BSC array are shown in Fig. 17 for the reader's information. Fig. 17 (left) shows measured SEU cross section as a function of supply voltage. Cross section is the measure of rate of soft errors per unit area. The plot shows an exponential rise in SER as VDD scales down. There are around four orders of magnitude rise in SER at 0.3 V as compared with 0.7 V which

is the nominal VDD of this technology. This can be attributed to the lowering of Q_{crit} with VDD which, in turn, results in a steep increase in cross section.

Fig. 17 (right) shows the number of SEU and MBU at different VDDs. The method we used to distinguish and classify different SEU and MBU patterns along with the detailed error rate statistics can be found in [22]. Overall SER cross section rate increases as VDD scales down resulting in lower critical charge required for an upset. In addition, at higher VDDs, due to relatively higher critical charge, probability of an MBU reduces since not enough charge is collected to induce an upset in multiple storage nodes in flops. This trend shifts toward MBU dominant cross section for lower VDD values. This can be attributed to the lower critical charge at lower VDDs that allows multiple upsets in closer proximity when ample amount of charge gets collected during the strike enough to induce multiple storage node upsets in adjacently located flops through charge diffusion and sharing. Another point to note is that the SEU contribution slowly reduces as the VDD scales down. The probable reason may be that some of the SEUs are counted as 2 bit or higher MBUs resulting in higher MBU and lower SEU cross section.

SEU probability across all arrays and multiple scan cycles was analyzed to check for any spatial variation. Fig. 18 shows the SEU probability map for close to 12960 scan cycles at 0.5 V. The SEU probability is shown to be random without any strong correlation between SEU induction rate and the strike location. This may be attributed to the uniform layout implementation of the BSC array which facilitated decoupling of location-based dependence from SER results. Uniform exposure to neutron beam might have also contributed to this random behavior.

VI. SET PULSE RECONSTRUCTION

SET voltage pulsewidth data measured from the BSC core for different sampling cutoff points can be used to reconstruct the voltage transient pulses using a combination of SPIC-based circuit simulations and an analytical model. The pulse reconstruction method is illustrated in Fig. 19 where the measured width data along with the sampling cutoff information obtained through simulations can be used to reconstruct the



Fig. 18. SEU probability distribution map showing uniform average SEU probability across multiple scan cycle data. This confirms that there is negligible correlation between SEU and strike location within the arrays.

transients as shown. To the best of our knowledge, this is the first report showing individual SET pulses reconstructed from irradiation data. This is an important step forward in enabling a framework that can accurately estimate the current transient induced by a radiation strike. With the use of a compact model, reconstructed current transients can then be mapped on to any given circuit topology to get an estimate of SER susceptibility.

Individual SET voltage pulses were reconstructed for different VDDs. Fig. 20 shows a side by side comparison of reconstructed pulses for 0.4- and 0.5-V VDD. At lower VDD, both the pulse amplitude and pulsewidth are higher as compared with 0.5 V [as seen from the average full width at half maximum (FWHM) and amplitude values].

One important point to note here is that proposed reconstruction methodology is agnostic to the underlying current transient charge injection/collection model (e.g., double exponential model). A more accurate or suitable model specific to FinFET devices can be calibrated using collected SET pulse data and used for running SER simulations on any type of logic gate. We would also like to make it clear that our test results are from current-starved inverters and, hence, there can be some discrepancy with the results from standard logic gates. However, our tunable test structure can provide deeper insight into the dependence of logic SER on various circuit parameters that would otherwise be difficult to observe in standard logic gates. This unique capability in conjunction with the SER data of standard logic gates [6], [23] can help obtain an accurate and detailed picture of logic SER in extremely scaled technologies.

The joint distribution plot of amplitude and FWHM for the reconstructed SET voltage pulses is shown in Fig. 21. In the plot, we can see a general trend that for higher amplitude



Fig. 19. SET pulse reconstruction framework using a combination of measured data and circuit simulations.



Fig. 20. Reconstructed SET voltage pulses at 0.4- and 0.5-V VDD.

pulses, the widths tend to be narrower and vice versa. This can be attributed to the fact that for a nearly constant charge collected under the junction area, higher amplitude SET pulses tend to be narrow, while low amplitude pulses are mostly wide so as to keep the area under the voltage–time curve constant (i.e., charge is constant).

Finally, Fig. 22 shows the comparison summary of the proposed circuit and prior arts. The proposed circuit is regular, tunable, and scalable in terms of layout implementation and exhibits a 1.3–35-ps width measurement resolution. The circuit

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS



Fig. 21. Joint distribution plot of amplitude and FWHM of reconstructed SET voltage pulses.

	TDC based circuit [5]	$\begin{array}{c c} & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\$	This work		
Unit cell layout	Irregular, not easily scalable	Regular, scalable	Regular, scalable		
Sensitivity tuning	Fixed by design	Fixed by design	Variable using bias knobs		
Resolutio n	> 30ps	> 1ps	> 1.3ps		
Q _{crit} sensitivity [*]	1x	0.6x	9x		
	* Results reproduced in 14nm proces				

Fig. 22. Summary table showing comparison between proposed circuit and previous works.

is extremely sensitive in terms of critical charge across multiple VDD points, making it an ideal candidate for radiationinduced strike detection and SER characterization.

VII. CONCLUSION

A highly sensitive BSC technique is proposed for efficient and accurate characterization of radiation-induced soft errors. The proposed circuit makes use of current-starved buffer chain with analog bias voltage knobs that enable fine-tuning of sensitivity and resolution. Local sampling flops eliminate any possible width modulation due to longer and irregular propagation paths. The BSC circuit can capture SETs, SEUs, and MBUs simultaneously, making it a suitable candidate for SER characterization. With highly sensitive detection chain circuit and a scalable architecture, it enables large volume data collection within a limited beam time. The VDD and bias knobs enable a 2-D resolution and sensitivity sweep that allows reconstruction of individual strike pulses based on the collected strike data.

ACKNOWLEDGMENT

The views and conclusions contained in this article are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.

REFERENCES

- N. Seifert *et al.*, "Soft error rate improvements in 14-nm technology featuring second-generation 3D tri-gate transistors," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, pp. 2570–2577, Dec. 2015.
- [2] S. Lee et al., "Radiation induced soft error rate analyses for 14 nm FinFet SRAM devices," in Proc. Int. Rel. Phys. Symp., 2015, pp. 4B.1.1–4B.1.4.
- [3] S. Lee, T. Uemura, U. Monga, J. H. Choi, G. Kim, and S. Pae, "Soft error rate analysis for incident angle and N-well structure dependencies using small-sized alpha source in 10 nm FinFET technology," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2017, pp. SE.1.1–SE.1.4.
- [4] R. C. Harrington *et al.*, "Estimating single-event logic cross sections in advanced technologies," *IEEE Trans. Nucl. Sci.*, vol. 64, no. 8, pp. 2115–2121, Aug. 2017.
- [5] N. Pande, S. Kumar, L. R. Everson, and C. H. Kim, "Understanding the key parameter dependences influencing the soft-error susceptibility of standard combinational logic," *IEEE Trans. Nucl. Sci.*, vol. 67, no. 1, pp. 116–125, Jan. 2020.
- [6] S. Kumar *et al.*, "An ultra-dense irradiation test structure with a NAND/NOR readout chain for characterizing soft error rates of 14 nm combinational logic circuits," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 39.3.1–39.3.4.
- [7] J. Kim, J.-S. Lee, J.-W. Han, and M. Meyyappan, "Single-event transient in FinFETs and nanosheet FETs," *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1840–1843, Dec. 2018.
- [8] T. Uemura *et al.*, "Investigation of alpha-induced single event transient (SET) in 10 nm FinFET logic circuit," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Burlingame, CA, USA, Mar. 2018, pp. P-SE.1-1–P-SE.1-4.
- [9] T. D. Loveless *et al.*, "On-chip measurement of single-event transients in a 45 nm silicon-on-insulator technology," *IEEE Trans. Nucl. Sci.*, vol. 59, no. 6, pp. 2748–2755, Dec. 2012.
- [10] R. Pawlowski *et al.*, "Characterization of radiation-induced SRAM and logic soft errors from 0.33 V to 1.0 V in 65 nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2014, pp. 1–4.
- [11] B. Narasimham *et al.*, "Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2506–2511, Dec. 2007.
- [12] R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye, "Impact of NBTI-induced pulse-width modulation on SET pulse-width measurement," *IEEE Trans. Nucl. Sci.*, vol. 60, no. 4, pp. 2630–2634, Aug. 2013.
- [13] L. W. Massengill and P. W. Tuinenga, "Single-event transient pulse propagation in digital CMOS," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 6, pp. 2861–2871, Dec. 2008.
- [14] J. Furuta, C. Hamanaka, K. Kobayashi, and H. Onodera, "Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking," in *Proc. Int. Rel. Phys. Symp.*, Apr. 2011, pp. 5B.2.1–5B.2.5.
- [15] S. Kumar *et al.*, "Statistical characterization of radiation-induced pulse waveforms and flip-flop soft errors in 14 nm tri-gate CMOS using a back-sampling chain (BSC) technique," in *Proc. Symp. VLSI Circuits*, 2017, pp. C114–C115.
- [16] A. Mantyniemi, T. Rahkonen, and J. Kostamovaara, "A CMOS timeto-digital converter (TDC) based on a cyclic time domain successive approximation interpolation method," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3067–3078, Nov. 2009.
- [17] Y. Yanagawa *et al.*, "Direct measurement of SET pulse widths in 0.2-μm SOI logic cells irradiated by heavy ions," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3575–3578, Dec. 2006.
- [18] P. Hazucha and C. Svensson, "Optimized test circuits for SER characterization of a manufacturing process," *IEEE J. Solid-State Circuits*, vol. 35, no. 2, pp. 142–148, Feb. 2000.
- [19] D. A. Black, W. H. Robinson, I. Z. Wilcox, D. B. Limbrick, and J. D. Black, "Modeling of single event transients with dual doubleexponential current sources: Implications for logic cell characterization," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 4, pp. 1540–1549, Aug. 2015.
- [20] F. Wrobel, L. Dilillo, A. D. Touboul, V. Pouget, and F. Saigné, "Determining realistic parameters for the double exponential law that models transient current pulses," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 4, pp. 1813–1818, Aug. 2014.
- [21] F. Wrobel, L. Dilillo, A. D. Touboul, and F. Saigne, "Comparison of the transient current shapes obtained with the diffusion model and the double exponential law—Impact on the SER," in *Proc. Eur. Conf. Radiat. Effects Compon. Syst.*, 2013, pp. 1–4.

- [22] S. Kumar *et al.*, "Analysis of neutron-induced multibit-upset clusters in a 14-nm flip-flop array," *IEEE Trans. Nucl. Sci.*, vol. 66, no. 6, pp. 918–925, Jun. 2019.
- [23] N. Pande, S. Kumar, L. Everson, G. Park, I. Ahmed, and C. H. Kim, "Neutron-induced pulse width distribution of logic gates characterized using a pulse shrinking chain based test structure," in *Proc. IEEE Nucl. Space Radiat. Effects Conf. (NSREC)*, Jul. 2020.



Saurabh Kumar (Member, IEEE) received the M.S.E.E. and Ph.D. degrees in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2015 and 2018, respectively.

He was with the Circuit Research Laboratory, Intel, Hillsboro, OR, USA, from 2018 to 2021, where he worked as a Research Scientist on circuit/device reliability characterization with a focus on radiation-induced soft errors, gate oxide degradation, and thermal runaway. He is currently with Apple Inc., Beaverton, OR, working as an SoC

Power Engineer. He has authored or coauthored over ten conference papers/journal articles. His current research interests include low-power circuit design, reliability characterization of digital circuits, and power optimization techniques using on-die circuits.



Minki Cho (Member, IEEE) received the B.E. degree in electronics engineering from Sogang University, Seoul, South Korea, in 2006, and the M.S. and Ph.D. degrees in electrical and computer engineering from Georgia Institute of Technology, Atlanta, GA, USA, in 2009 and 2012, respectively.

He is currently a Staff Research Scientist with the Intel Circuit Research Laboratory, Hillsboro, OR, USA. His current research interests include low-power digital circuit design and reliability of digital circuit in nanometer nodes.

Dr. Cho received the 2013 IEEE Transactions on Components, Packaging and Manufacturing Technology Best Paper Award.



Andres Malavasi (Member, IEEE) received the B.S. degree in electrical engineering from the University of Costa Rica, San José, Costa Rica, in 2010, and the M.Sc. degree in electrical engineering from the Costa Rica Institute of Technology, Cartago, Costa Rica, in 2019.

In 2011, he joined Intel, Heredia, Costa Rica, as a Component Design Engineer for Converged Core Development Organization, working on registertransfer-level partitioning, physical design, and special circuits layout. In 2014, he joined the Circuits

Research Laboratory, Intel Labs, Hillsboro, OR, USA, as an SOC Designer, and in 2021, he joined Apple, Beaverton, OR, USA, as a UPF Design Engineer. He has contributed on many research projects such as low-power graphics prototype, soft error test chips, and voltage and frequency regulators and monitors. He holds one patent grand and has authored over 15 conference papers and journal articles. His research interests include low-power design techniques, defect tolerant designs, energy-efficient digital circuits, and design automation.

Mr. Malavasi received one Intel Labs Gordy Award and more than 15 department awards.

Dan Lake received the B.S.E.E., B.S. Physics, and M.S.C.S. degrees from Portland State University, Portland, OR, USA, in 2002, 2002, and 2007, respectively.

He is currently a Systems Prototyping Engineer of Advanced Devices Research with the Intel Labs, Intel Corporation, Hillsboro, OR. He holds ten patents in the areas of architecture, platform security, and electronic design automation.



Carlos Tokunaga (Senior Member, IEEE) received the B.S. degree in electronics engineering from the University of Los Andes, Bogotá, Colombia, in 2001, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2005 and 2008, respectively.

He is currently a Senior Staff Research Scientist and leads the Reliability and Resiliency Circuit Technology Group with the Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA. He has authored over 50 technical articles in refereed

conferences and journals and holds 15 patents. Dr. Tokunaga has served on the technical program committees of GLSVLSI, ISLPED, HOST, CICC, and VLSI Symposium.



Muhammad Khellah (Senior Member, IEEE) received the Ph.D. degree in ECE from the University of Waterloo, Waterloo, ON, Canada, in 1999.

He is currently a Principal Research Scientist with the Intel Labs, Hillsboro, OR, USA, where he leads advanced research on power management, design technology co-optimization, and applicationdriven hardware acceleration. He has authored over 85 technical articles, and has more than 123 patents granted, and a few pending.

Dr. Khellah served as an Associate Editor for IEEE TCAS-I in 2010–2012, the Technical Program Co-Chair for the 2014 IEEE/ACM ISLPED, the General Co-Chair for the 2016 IEEE/ACM ISLPED, the Special-Sessions Chair for the 2019 IEEE CICC, and a TPC Member for the 2017–2020 IEEE ISSCC.



Luke R. Everson (Member, IEEE) received the B.S.E.E., M.S.E.E., and Ph.D. degrees from the University of Minnesota, Minneapolis, MN, USA, in 2015, 2016, and 2019, respectively.

He is currently a Memory Designer with the Central Engineering Group, Broadcom Inc., San Jose, CA, USA. He has coauthored over 20 articles in a diverse range of circuit topics ranging from machine learning, neural recording, radiation effects, and architecture.



James W. Tschanz (Member, IEEE) received the B.S. degree in computer engineering and the M.S. degree in electrical engineering from the University of Illinois at Urbana–Champaign, Champaign, IL, USA, in 1997 and 1999, respectively.

Since 1999, he has been involved in low-power circuit research with Intel, Hillsboro, OR, USA. He also taught VLSI design for seven years as an Adjunct Faculty Member with the Oregon Graduate Institute, Beaverton, OR, USA. He is currently a Circuits Researcher with Intel Corporation, Hillsboro,

where he is currently the Director of the Intel Circuit Research Laboratory. He has authored over 100 conference papers and journal articles, and three book chapters, and holds 86 issued patents.



Vivek De (Fellow, IEEE) received the B.Tech. degree from IIT Madras, Chennai, India, in 1985, the M.S. degree from Duke University, Durham, NC, USA, in 1986, and the Ph.D. degree from the Rensselaer Polytechnic Institute, Troy, NY, USA, in 1991, all in electrical engineering.

He is currently an Intel Fellow and the Director of Circuit Technology Research with the Intel Labs, Hillsboro, OR, USA. He is responsible for providing strategic technical directions for long-term research

in future circuit technologies and leading energy efficiency research across the hardware stack. He has 328 publications in refereed international conferences and journals with a citation H-index of 83, and 236 patents issued with 27 more patents filed (pending).

Dr. De received the Intel Achievement Award for his contributions to an integrated voltage regulator technology. He was a recipient of the 2019 IEEE Circuits and System Society (CASS) Charles A. Desoer Technical Achievement Award for "pioneering contributions to leading-edge performance and energy-efficient microprocessors & many-core system-onchip (SoC) designs" and the 2020 IEEE Solid-State Circuits Society (SSCS) Industry Impact Award for "seminal impact and distinctive contributions to the field of solid-state circuits and the 1996 IEEE International ASIC Conference and nominations for Best Paper Awards at the 2007 IEEE/ACM Design Automation Conference (DAC) and 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). He also coauthored a paper nominated for the Best Student Paper Award at the 2017 IEEE International Electron Devices Meeting (IEDM). One of his publications was recognized in the 2013 IEEE/ACM Design Automation Conference (DAC) as one of the "Top 10 Cited Papers in 50 Years of DAC." Another one of his publications received the "Most Frequently Cited Paper Award" in the IEEE Symposium on VLSI Circuits at its 30th Anniversary in 2017. He was recognized as a Prolific Contributor to the IEEE International Solid-State Circuits Conference (ISSCC) at its 60th Anniversary in 2013 and a Top 10 Contributor to the IEEE Symposium on VLSI Circuits at its 30th Anniversary in 2017. He received the Outstanding Evening Session Award at the 2018 International Solid-State Circuits Conference (ISSCC). He served as an IEEE/EDS Distinguished Lecturer in 2011, an IEEE/SSCS Distinguished Lecturer in 2017–2018, and an IEEE/CASS Distinguished Alumnus Award from the IIT Madras.



Chris H. Kim (Fellow, IEEE) is currently the Louis John Schnell Professor of Electrical and Computer Engineering with the University of Minnesota, Minneapolis, MN, USA. His group has expertise in digital, mixed-signal, and memory IC design, with an emphasis on circuit reliability, hardware security, memory circuits, radiation effects, time-based circuits, machine learning, and quantum-inspired hardware design.

Prof. Kim was a recipient of the SRC Technical Excellence Award for his silicon odometer work,

the Taylor Award for Distinguished Research at the University of Minnesota, the NSF CAREER Award, the McKnight Foundation Land-Grant Professorship, and the IBM Faculty Partnership Awards.