

---

# **Extreme Temperature Characterization of Amplifier Response up to 300°C Using Integrated Heaters and On-chip Samplers**

---

**Hanzhao Yu<sup>\*</sup>, Gyusung Park<sup>\*^</sup>, and Chris H. Kim**

**Dept. of ECE, University of Minnesota, Minneapolis, MN  
{yuxx0839, park1582, chriskim}@umn.edu**

**\*Equal contribution, ^Now with Intel Corporation, OR, USA**

---

# Outline

---

⑩ **Introduction**


⑩ **Proposed on-chip analog response monitor**

⑩ **65nm test chip results**

⑩ **Conclusion**


\*From Google → NEED TO BE MORE SPECIFIC,  
PLEASE IDENTIFY ACTUAL PHOTO SOURCE,  
ALSO SHOULD WE SHOW AN EV RATHER THAN  
AN ICE CAR?

# Motivation



- **Special applications require analog circuits to work reliably under extreme temperatures.**
- **Subtle performance shifts in fast transient response are hard to measure using off-chip testing methods.**

# Sub-sampling a Repetitive Signal



- Clock rising edge determines sampling position.
- Post-processing required to re-create the response.

# Outline

---


⑩ Introduction

⑩ **Proposed on-chip analog response monitor**

⑩ 65nm test chip results



⑩ Conclusion

# Input Step Response Sampling Concept




- Signal generated on-chip and fed into unity gain buffer.
- 10 bit count versus  $V_{\text{sweep}}$  curve obtained for average voltage level extraction

# On-Chip Step Input Generation Circuit



- Strong switch + weak bias current combination eliminates glitches while switching.
- Programmable load capacitance to vary slew rate.



# Programmable Delay Lines



- Two identical programmable delay lines generate delay difference between sampling clock and op-amp input.
- Programmable delay allows us to measure entire waveform.





# Programmable Delay Lines



□ **Overlapping delay range ensures we can visit the entire time space with no gaps.**

Upper right figure is not very clear. I tried to update but still doesn't look very accurate. Please revise.


# Delay Line Control Resolution



□ 50ps delay programming resolution




Should we report INL and DNL instead of the 50ps delay number?

# Power and Load Step Response Measurements



- Toggle load current
  - between VDD and ground → Power Transition
  - between Op-amp output and ground → Load Transition

# M7 Metal Heater for High Temperature Testing



- Snake shaped metal wire.
- Stable temperature control for over 100hrs of test time.

Metal layer	M7
Resistance @ 0°C	73.1Ω
Heater area	10,241μm <sup>2</sup>
Target Power Density	6.5x10 <sup>-5</sup> W/μm <sup>2</sup>
T <sub>MAX</sub> / Test Time	350°C / 100hrs

# Outline

---


⑩ Introduction

⑩ Proposed on-chip analog response monitor

**⑩ 65nm test chip results**



⑩ Conclusion

# 65nm Test Chip Die Photo and Summary




Technology	65nm LP CMOS
Core Size	348 X 197 µm <sup>2</sup>
VDD (Core/IO)	1.2V/2.5V
# of Unit Cells (Op-amp + Monitor)	8
# of Signal Generation Blocks	1

# Waveform Reconstruction from Voltage Sweeps



- 50% voltage value from different sweeps are stitched together to re-create the step response waveform.
- Voltage spread < 32mV



# Measured Step Response Waveforms



- 8 op-amps from the same chip.
- Temperature chamber + on-chip metal heater used together for temperature control.



# Measured Step Response Parameters



# Power and Output Step Responses

65nm LP, VDD=1.3V, 8 DUTs

Heater off  
-40°C Amb.

Heater off  
-20°C Amb.

Heater off  
0°C Amb.

Heater off  
25°C Amb.

125°C Heater  
25°C Amb.


300°C Heater  
25°C Amb.

300°C Heater  
120°C Amb.



Load Step Response

Power Step Response

Chip failed



# High Temperature, High Voltage Stress Results



# Comparison with Prior Art

	This Work	VLSI98 [1]	JSSC02 [2]	TVLSI03 [3]	JSSC07 [4]	VTS13 [5]
<b>Technology</b>	<b>65nm</b>	<b>250nm</b>	<b>350nm</b>	<b>250nm</b>	<b>180nm</b>	<b>32nm</b>
<b>Voltage</b>	<b>1.2-1.3V</b>	<b>2.5V</b>	<b>3.3V</b>	<b>2.5V</b>	<b>1.8V</b>	<b>1.0V</b>
<b>Timing Resolution</b>	<b>50ps</b>	<b>7ps</b>	<b>180ps</b>	<b>10ps</b>	<b>14ps</b>	<b>50ps</b>
<b>Testing Temperature</b>	<b>300°C/120°C (Heater/Amb.)</b>	-	-	-	-	<b>&lt; 85°C</b>
<b>On-Chip Clock Generation</b>	<b>Yes</b>	<b>No</b>	<b>Yes</b>	<b>No</b>	<b>No</b>	<b>No</b>

[1] R. Ho et al., VLSI, 1998 [2] M.M. Hafed et al., JSSC, 2002 [3] Y. Zheng, K.L. Shepard, Trans. VLSI Syst. 2003 [4] M. Safi-Harb et al., JSSC, 2007 [5] K.A. Jenkins et al., VTS 2013

# Conclusions

---

- **On-chip analog response monitor based on sub-sampling concept demonstrated in 65nm LP CMOS.**
- **Op-amp response recorded from  $-40^{\circ}\text{C}$  up to  $300^{\circ}\text{C}$  (heater) with 50ps timing resolution.**

This work was supported in part by Semiconductor Research Corporation(SRC). The authors would like to thank Dr. Vijay Reddy at Texas Instruments and Mirembe Musisi-Nkambwe at Intel Corporation for their technical feedback and encouragements.