

A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer

Somnath Kundu¹, Member, IEEE, Muqing Liu, Student Member, IEEE, Shi-Jie Wen, Richard Wong, and Chris H. Kim², Senior Member, IEEE

Abstract—This paper proposes a fully integrated digital low-dropout (DLDO) regulator using a beat-frequency (BF) quantizer implemented in a 65-nm low power (LP) CMOS technology. A time-based approach, replacing the conventional voltage quantizer by a pair of voltage-controlled oscillator and a time quantizer, makes the design highly digital. A D-flip-flop is utilized as a BF generator, which is used as the sampling clock for the DLDO. The variable sampling frequency in the BF DLDO can achieve fast response, LP consumption, and excellent stability at the same time. In addition to that, the DLDO has a built-in active voltage positioning (AVP) for lower peak-to-peak voltage deviation during load step. The load capacitor is only 40 pF, and the total core area of the DLDO is 0.0374 mm². A 50-mA step in load current produces a voltage droop of 108 mV, which is recovered in 1.24 μ s. It can operate for a wide input voltage from 0.6 to 1.2 V while generating a 0.4–1.1-V output for a maximum load current of 100 mA. The peak current efficiency is 99.5% and the figure of merit (FOM) is 1.38 ps.

Index Terms—Active voltage positioning (AVP), adaptive sampling, analog-to-digital converter (ADC), low dropout (LDO) regulator, time quantizer, voltage-controlled oscillator (VCO), voltage regulator, voltage-to-time converter.

I. INTRODUCTION

TRADITIONAL analog low-dropout (ALDO) regulators can achieve a fast-transient response and good immunity to droop/overshoot, but their performance degrades at lower operating voltages [1], [2]. The error amplifier design in ALDO is challenging at a very low supply voltage. Also, its gain and bandwidth are sensitive to the process–voltage–temperature (PVT) variations which impact the stability

Manuscript received April 23, 2018; revised July 3, 2018 and August 21, 2018; accepted September 3, 2018. This work was supported in part by Cisco Systems and in part by the National Science Foundation under Grant CCF-1255937. This paper was approved by Guest Editor Wim Dehaene. (Corresponding author: Chris H. Kim.)

S. Kundu was with the Electrical and Computer Engineering Department, University of Minnesota, Minneapolis, MN 55455 USA. He is now with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: kundu006@umn.edu).

M. Liu and C. H. Kim are with the Electrical and Computer Engineering Department, University of Minnesota, Minneapolis, MN 55455 USA (e-mail: chriskim@umn.edu).

S.-J. Wen and R. Wong are with Cisco Systems, San Jose, CA 95134 USA. Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2018.2870558




Fig. 1. Block diagram of a conventional voltage quantizer-based DLDO. The LDO output voltage is compared with the reference voltage by a 1-bit voltage quantizer.

margin and response time. As a result, the implementation of digital LDOs (DLDOs) [3]–[12] is widely explored due to their process scalability, compactness, PVT immunity, and easy programmability for design optimization. A DLDO replaces the analog amplifier by a voltage quantizer followed by a digital control block, as shown in Fig. 1. The voltage quantizer generates a digital code (N_{OUT}) proportional to the voltage error; i.e., $V_{REF} - V_{LDO_OUT}$. The output stage consists of an array of PMOS transistors operating as switches driven by the digital control. Since the transistors operate in the triode region, the voltage headroom requirement is small.

The most common architecture for DLDO is using a voltage comparator as a 1-bit quantizer followed by a series of shift registers [3], [4], [9]–[11]. This enables a simpler design and lowers quiescent current (I_Q). However, such a bang–bang control requires many clock cycles to reach a steady state, as the loop is updated by a fixed step in every cycle. Using a higher clock frequency (f_s) for loop sampling is the only solution to improve the transient response, but this comes at a large cost in power consumption. In addition to that, increasing f_s moves the open-loop pole closer to the unit circle in the discrete or z -domain causing stability issues [4]. Therefore, the multi-bit voltage quantizer or analog-to-digital converter (ADC) is used in recent studies [5]–[7] for faster response by directly quantizing the output voltage error. Higher ADC resolution improves the response time, as it

requires fewer clock cycles to resolve the error. However, the design complexity, the power consumption, and the area overhead associated with a high-resolution ADC at sub-1-V supply are the primary limiting factors. Moreover, the maximum value of f_s is dictated by the ADC resolution.

In order to address the tradeoff among response time, stability, and power consumption, different adaptive design techniques are incorporated. However, each of these techniques has its own drawback. For example, Nasir *et al.* [4] utilize multiple voltage-controlled oscillators (VCOs) operating simultaneously for sampling clock generation. However, it requires an additional detection circuit and control logic to enable the appropriate VCO depending on the output droop/overshoot. The latency of this detection circuit also limits the response time. A coarse-fine dual control scheme is presented in [5] and [11]. This approach also requires a detection circuit and a control state machine that increases the complexity while limiting the DLDO performance. Similarly, [7] and [13] involve an event-driven complex controller and a continuous-time 7-bit ADC.

In this paper, a time-quantizer-based DLDO is implemented using a VCO pair [12]. A phase-locked DLDO is proposed in [14] using a pair of VCO as well, but only the rising edges are compared using a binary phase detector. Therefore, this is also a 1-bit quantizer similar to the voltage comparator-based implementation mentioned earlier but implemented in a time domain. On the contrary, in this paper, the entire VCO period is quantized which provides a digital high-resolution ADC design solution, and the VCO phase quantization provides a first-order quantization noise shaping to improve the resolution without any added complexity. The proposed beat-frequency (BF)-based time-quantizer implementation enables adaptive control of f_s depending on the amount of voltage droop or overshoot in V_{LDO_OUT} . Higher f_s during droop or overshoot helps for faster recovery and eventually settles to a lower value in a steady state reducing the power consumption with excellent stability. In other words, for a given droop or overshoot and settling time, the load capacitor can be significantly scaled down reducing the form factor. Moreover, a steady-state voltage offset introduces active voltage positioning (AVP), which is an efficient technique for the reduction of peak-to-peak voltage deviation.

The remainder of this paper is organized as follows. The details of the proposed time quantizer-based DLDO is described in Section II. The AVP technique is illustrated in Section III. The small-signal model and loop stability analysis are performed in Section IV, followed by the circuit implementation details in Section V. Section VI summarizes the test-chip measurement results, and Section VII concludes this paper.

II. PROPOSED TIME-BASED DIGITAL LDO

A time-based DLDO, as shown in Fig. 2, uses a pair of VCOs and a time quantizer instead of a voltage quantizer [12], [16]. The VCOs convert the reference and the output voltages V_{REF} and V_{LDO_OUT} to equivalent clocks CK_{REF} and CK_{OUT} of proportional frequencies f_{REF} and f_{OUT} . The time




Fig. 2. Simplified block diagram of a time-based DLDO. The voltage quantizer in the ALDO is replaced with a pair of VCO and a time quantizer, making the overall implementation digital intensive.




Fig. 3. Conventional linear time quantizer. A fixed sampling clock frequency makes the output count N_{OUT} proportional to f_{OUT} or V_{OUT} .

quantizer generates digital code (N_{OUT}) as a function of input frequencies. The digital control block compares N_{OUT} with the desired value (N) and the error $N - N_{OUT}$ is accumulated and canceled by switching on/off the PMOS array elements that adjust V_{LDO_OUT} . The operation is similar to a frequency-locked loop (FLL) where CK_{REF} acts as the reference clock for the FLL to lock the frequency of CK_{OUT} . This effectively makes V_{LDO_OUT} follow V_{REF} . The time quantizer plays a critical role since its speed and resolution directly impact the DLDO performance. The design of a conventional linear time quantizer and the proposed BF quantizer are explained in Sections II-A and II-B.

A. Conventional Linear Time Quantizer

A time quantizer is conventionally implemented by counting the signal clock (CK_{OUT}) edges for a fixed time duration generated by the sampling clock (CK_S) [15]. Fig. 3 explains the operation. The frequency of a reference oscillator is divided by a factor N to create CK_S , i.e., $f_s = f_{REF}/N$. The output count can be expressed as

$$N_{OUT} = \frac{f_{OUT}}{f_s} = N \frac{f_{OUT}}{f_{REF}}. \quad (1)$$

Since the VCO voltage-to-frequency conversion provides a gain K_{VCO} , N_{OUT} is proportional to the signal voltage (V_{OUT}) or VCO frequency (f_{OUT}), generating a linear input-to-output transfer function. As shown in the example, if f_s is 5 MHz, 250- and 225-MHz CK_{OUT} generate N_{OUT} of 50 and 45, respectively. At steady state, when two VCOs operate at the




Fig. 4. Proposed BF-based time quantizer. Sampling frequency is proportional to the voltage error that results a non-linear transfer characteristic.

same frequency, we get $N_{OUT} = N$. However, during droop or overshoot, any change in f_{OUT} changes N_{OUT} proportionally and the count error ($N - N_{OUT}$) decides the number of PMOS switches need to be turned on/off to mitigate the voltage error ($V_{REF} - V_{OUT}$). Since two VCOs are identical in design and layout, the frequency variation over PVT will be similar on both. This greatly reduces the PVT sensitivity of the quantizer as N_{OUT} relies on the f_{OUT}/f_{REF} ratio. Here, one thing to note is that higher N increases the slope of the transfer characteristic and improves the ADC resolution; this simultaneously makes CK_S slower increasing the response time.

B. Proposed Beat-Frequency Time Quantizer

In order to break the tradeoff between the speed and the resolution of the linear time quantizer, a BF-based implementation is proposed in this paper. One important thing to note is that high quantizer resolution is required only in the steady state to generate a precise output voltage, whereas higher f_s helps during any transient change in DLDO operation. The proposed BF quantizer takes complete advantage of it by making f_s high at the cost of degraded resolution but only during transient droop or overshoot. While in the steady state, lower f_s ensures high quantizer resolution.

A standard D-flip-flop is utilized as a digital frequency subtractor or BF generator [17]–[19], as shown in Fig. 4. To illustrate the operation better, let us assume CK_{REF} is 250 MHz and CK_{OUT} is 245 MHz, i.e., 2% lower than CK_{REF} . If we sample CK_{OUT} by CK_{REF} using a D-flip-flop, it takes 50 cycles of CK_{REF} to cover the entire CK_{OUT} period and comes back to its initial sampling point. Therefore, the D-flip-flop output will generate a clock, CK_S of frequency $250 \text{ MHz}/50 = 5 \text{ MHz}$, which is the absolute frequency error between CK_{REF} and CK_{OUT} , i.e., $f_s = |f_{REF} - f_{OUT}|$. Counting the number of edges of CK_{REF} within one period of CK_S results an output count (N_{OUT}) of 50. When CK_{OUT} drops to 225 MHz, f_s jumps to 25 MHz and N_{OUT} becomes 10. This BF relationship holds when f_{OUT} remains within the range $0.5 f_{REF}$ to $1.5 f_{REF}$. This can be easily ensured by designing the VCOs with a small tuning range.




Fig. 5. Transient response of the linear and the BF DLDO. Adaptive sampling provides faster DLDO response and lower droop.

Now, if we look at the input frequency (or voltage) to the output count transfer characteristic, it is no longer linear and the expression is as follows:

$$N_{OUT} = \frac{f_{REF}}{f_s} = \frac{f_{REF}}{|f_{REF} - f_{OUT}|}. \quad (2)$$

Using CK_S as the DLDO sampling clock can provide adaptive control of loop response depending on the amount of voltage transients. During voltage droop or overshoot, the frequency error increases which translates into a higher f_s and hence a faster response. However, under the steady-state condition, when $N_{OUT} = N$, f_s settles to f_{REF}/N , i.e., same as linear quantizer case while creating a fixed voltage offset $|V_{REF} - V_{OUT}| = f_{REF}/(K_{VCO}N)$. A lower steady-state f_s improves the quantizer resolution which is important to reduce the output ripple considering the fact that the quantizer output toggles between ± 1 LSB in steady state. Here, one thing to note is that the nonlinear characteristics in BF quantizer provide much higher resolution, i.e., sensitivity compared to the linear quantizer. When f_{OUT} is very close to f_{REF} , a small change in input causes a large change in N_{OUT} , making the quantizer highly sensitive to input change. To compare this with the linear quantizer case, a 10% change in f_{OUT} (or V_{OUT}) results in 10% change in N_{OUT} for the linear quantizer, while the BF quantizer output changes by 80% for the same change in input. This large count error, i.e., $|N - N_{OUT}|$ along with increased f_s during voltage droop or overshoot switches large numbers of PMOS at the output stage very fast, reducing the amount of voltage error while providing a faster recovery. However this high resolution does not come for free, as the fixed steady-state offset generated at the output degrades the dc regulation. However, the good thing about this fixed offset is that it is predictable and can be easily tuned as well. Moreover, it introduces an inherent feature called AVP for the reduction of transient peak-to-peak voltage deviation which is discussed in Section III.

The voltage droop/overshoot occurring at any instance is captured by the DLDO when the next sampling clock (CK_S) edge appears, which depends on its frequency f_s . Hence, the voltage droop/overshoot is not only a function of the load capacitance C_{LOAD} but also depends on how fast the DLDO responds. The conventional and proposed DLDO behavior for an abrupt load current (I_{LOAD}) step is shown in Fig. 5. Since f_s in BF quantizer is proportional to the amount of droop, when a droop occurs, the sampling frequency increases and the subsequent clock edge comes much earlier. This helps to




Fig. 6. Conventional and proposed noise shaping VCO phase quantization (top) simulated BF quantizer output (N_{OUT}) (bottom) for a slow ramp in $V_{\text{LDO_OUT}}$ in open-loop showing the first-order noise shaping.

react the DLDO immediately after the droop. In other words, C_{LOAD} required for a given voltage droop or settling time is much smaller due to adaptive sampling compared to fixed sampling.

The resolution of a VCO-based quantizer can be improved by continuously counting the VCO phase without resetting it. Thereby, the quantization error generated in each sampling period is preserved and accounted for in the subsequent period, providing first-order noise shaping. This noise-shaping property is present in any VCO-based time quantizer and an extensive analysis is performed in [15]. However, the continuous count of the VCO phase requires additional registers to store the previous count along with a digital subtractor to generate effective count value in each sampling period. In this implementation, a similar functionality is achieved by using a short reset pulse at the beginning of each count which resets the count value without impacting the VCO phase. The difference between the conventional implementation and the proposed implementation is illustrated in Fig. 6 (top) while achieving first-order noise-shaping characteristics in both cases. Simulated BF quantizer output in Fig. 6 (bottom) for a slow input ramp shows the noise shaping behavior similar to a first-order delta-sigma modulator. A detailed explanation and supporting measurement results for a noise-shaping BF quantizer-based ADC are provided in [17].

The BF quantizer, which was first introduced for circuit aging measurements [21]–[23] for its ability to precisely detect picosecond delay, shifts within a few microseconds. Since then, it has been utilized in many other applications such as ADC [17]–[19], adaptive phase-locked loop [20], and true random-number generator [24].

III. ACTIVE VOLTAGE POSITIONING

Transient voltage deviation in power supply due to droop or overshoot is a key performance metric of a voltage regulator. “AVP (or adaptive voltage positioning)” is a popular




Fig. 7. AVP to reduce the transient voltage deviation. The inherent steady-state offset present in the BF DLDO introduces AVP.

technique for reducing the peak-to-peak deviation [25]–[28]. Here, the regulator is intentionally made imperfect by adjusting the output voltage depending on the load current. In other words, the steady state or dc regulation is compromised to significantly improve the transient response. Simple waveforms in Fig. 7 show how AVP reduces the peak-to-peak output excursion from 200 to 120 mV for the same amount of droop or overshoot. The basic idea is to set $V_{\text{LDO_OUT}}$ at a slightly higher voltage than its nominal value under minimum load condition, so that the voltage undershoot due to sudden load current increase can be mitigated. Similarly, under the maximum load condition, $V_{\text{LDO_OUT}}$ is set at a slightly lower voltage than the nominal value to reduce the overshoot noise. Overall, the maximum voltage error ($V_{\text{LDO_OUT}} - V_{\text{REF}}$) reduces, minimizing the peak-to-peak deviation as the expense of an imperfect steady-state voltage.

An added benefit of AVP is the power reduction in a high-load state. In conventional designs, the supply voltage is usually set at a higher voltage to ensure circuit functionality with the presence of voltage droop. This translates into additional power dissipation in high-load state. However, with the presence of AVP, the supply voltage is set to the minimum operating voltage in the high-load state, which can reduce the power consumption.

In a BF quantizer-based DLDO, the non-linear transfer characteristic introduces a fixed voltage offset at the DLDO output when the loop is locked to $N_{\text{OUT}} = N$. As shown in Fig. 7, depending on the load current, the output can settle to either point A or point B generating a dc voltage error of $2f_{\text{REF}}/NK_{\text{VCO}}$. Therefore, AVP is inherently present. Tuning N depending on the requirement can easily control the voltage position. A large N has negligible dc voltage error, while smaller N suppresses transient deviation. For example, $N = 64$ causes a voltage error of 26 mV when f_{REF} and K_{VCO} are 250 MHz and 300 MHz/V, respectively. If the peak-to-peak deviation is 200 mV without AVP, it drops to 174 mV for $N = 64$ and 96 mV when $N = 16$.

IV. SMALL-SIGNAL MODEL AND STABILITY ANALYSIS

A small-signal discrete-time model of the proposed DLDO is shown in Fig. 8(a). The VCO voltage-to-phase




Fig. 8. (a) Small-signal equivalent model of the time-based digital LDO. (b) Quantizer gain (K_Q) of BF quantizer is very high K_Q due to nonlinear characteristic. (c) Simulated closed-loop discrete-time poles and zeros for two different loop filter gain settings showing the I_{LOAD} range for stability.

transformation is represented by K_{VCO}/s . K_Q is the time-quantizer gain, which is derived from the slope of the transfer characteristic ($\partial N_{OUT}/\partial f_{OUT}$). For the linear quantizer

$$K_Q|_{Linear} = \frac{N}{f_{REF}}. \quad (3)$$

However, in the case of a BF quantizer, the non-linear transfer characteristic makes K_Q dependent on N_{OUT} and it is derived as

$$K_Q|_{BF} = \frac{f_{REF}}{|f_{REF} - f_{OUT}|^2} \text{sign}(f_{REF} - f_{OUT}) \quad (4)$$

$$= \begin{cases} \frac{N_{OUT}^2}{f_{REF}}, & \text{if } f_{OUT} < f_{REF} \\ -\frac{N_{OUT}^2}{f_{REF}}, & \text{if } f_{OUT} > f_{REF}. \end{cases} \quad (5)$$

Therefore, the magnitude of K_Q near steady state is N^2/f_{REF} , which is N times higher than the linear quantizer gain [shown in Fig. 8(b)]. From (5), it is evident that K_Q changes polarity when f_{OUT} crosses f_{REF} , requiring a polarity detector. Details about the polarity detector implementation are explained in Section V. For the stability analysis, K_Q is assumed to be always positive.

The output of the quantizer is updated at every rising edge of the sampling clock (i.e., beat period), so a

sampling switch (T_s) is added. Since the counter is continuously counting the VCO edges, the count value in two consecutive sampling edges is subtracted to obtain the effective count. This introduces a $(1 - z^{-1})$ factor at the quantizer output. This also explains how the quantization noise ($q[n]$) is first-order noise shaped. The digital control consists of a proportional path of gain K_P , integral path of gain K_I , and overall forward path gain of K_F , generating a transfer function

$$H(z) = K_F z^{-1} \left(K_P + \frac{K_I}{1 - z^{-1}} \right). \quad (6)$$

Since the digital control output is held constant till the next clock edge, a zero-order hold is placed before the output stage. The output stage comprises a PMOS switch array and load circuit, which can be approximated as an RC load. If the effective capacitance is C_{LOAD} and the PMOS array effective resistance is $R_L = V_{DROP}/I_{LOAD}$, where V_{DROP} is the LDO dropout voltage, the output pole frequency is given by

$$a = \frac{1}{R_L C_{LOAD}} = \frac{I_{LOAD}}{V_{DROP} C_{LOAD}}. \quad (7)$$

This introduces a z -domain pole at $z = e^{-aT_s}$, where $T_s = 1/f_s$ is the sampling period. The dc gain of the output stage (K_o) is calculated from the effective change of output voltage for 1 LSB change in input code. If each PMOS switch




Fig. 9. Simulated V_{REF} and I_{LOAD} step response for different K_I values verifying the correctness of model. Lower K_I reduces the loop-gain increasing the settling time. Higher K_I reduces stability in low I_{LOAD} .

has a resistance R_u , and M number of switches are on for a given I_{LOAD} such that $R_L = R_u/M$, then K_o can be derived as

$$K_o = \left(\frac{R_u}{M} - \frac{R_u}{M+1} \right) I_{LOAD} \approx \frac{R_u I_{LOAD}}{M^2} = \frac{V_{DROP}^2}{R_u I_{LOAD}}. \quad (8)$$

From (8), it is evident that K_o is inversely proportional to I_{LOAD} . The open-loop transfer function in the z -domain is

$$G(z) = \frac{K_{VCO} K_Q K_o (1 - e^{-aT_s}) H(z)}{z - e^{-aT_s}} \quad (9)$$

$$= \frac{K_T z^{-1} (z - K_P / (K_P + K_I))}{(z - e^{-aT_s}) (z - 1)}. \quad (10)$$

Here, $K_T = K_{VCO} K_Q K_o (1 - e^{-aT_s}) K_F (K_P + K_I)$ is the total forward-path gain [4]. When $K_P \neq 0$, the system has one zero and three poles, but for $K_P = 0$, it simplifies to a two-pole system. The closed-loop poles and zeros (i.e., root locus) are plotted in Fig. 8(c), by varying I_{LOAD} (i.e., K_T). The design parameters used in the calculation are as follows: $K_{VCO} = 300$ MHz/V, $V_{DROP} = 0.1$ V, $R_u = 1$ k Ω , $K_F = 1$, $C_{LOAD} = 40$ pF, $N = 64$, and $f_{REF} = 250$ MHz. The first plot is for $K_P = 0$, $K_I = 1/16$ which is a two-pole system and the closed-loop poles remain inside the unit circle for $I_{LOAD} > 3$ mA making the system asymptotically stable. The second plot is for $K_P = K_I = 1/32$ keeping K_T the same as the previous case. This system has three poles and a zero at 0.5. Stability is achieved for $I_{LOAD} > 2.5$ mA. Here, one thing to note is that f_s is much smaller than the output pole (i.e., $aT_s \gg 1$) which makes $z = e^{-aT_s} \approx 0$, nearly independent of f_s . This is possible due to the presence of a very low C_{LOAD} in the design that moves the output pole to a very high frequency (> 1 GHz) and keeps the system stable for a much wider f_s range. The minimum I_{LOAD} requirement for the DLDO stability is dictated by the processor current consumption in the idle or low activity state. The minimum I_{LOAD} and maximum V_{DROP} decide the PMOS switch resistance since a minimum number of switches will be connected in parallel in this condition.

In order to verify the accuracy of the model, circuit-level transient simulations are performed. The DLDO output response for a 100-mV step in V_{REF} and the minimum 3 mA to maximum 100 mA step in I_{LOAD} are observed for two K_I values, as shown in Fig. 9. Higher K_I increases the gain K_T , and therefore, achieves faster loop stability, but it comes at the cost of reduced stability margin in low load currents as evident from the small ripples when $I_{LOAD} = 3$ mA and $K_I = 1/4$.

V. CIRCUIT IMPLEMENTATION DETAILS

Fig. 10 demonstrates the architecture of the proposed time-based DLDO implemented in a 65-nm CMOS technology. It comprises the conventional linear quantizer as a baseline and the proposed BF quantizer to compare the performances while keeping all parameters identical. SEL_Q selects the desired quantizer. The output of the quantizer (N_{OUT}) is compared with an external code N and the difference goes to the 10-bit proportional-integral (PI) digital control block to switch 1024 PMOS array at the output stage to keep V_{LDO_OUT} nearly constant irrespective of the load current. As the BF quantizer detects the absolute voltage difference (ΔV) between V_{REF} and V_{LDO_OUT} , the loop feedback becomes positive when ΔV changes its polarity. Therefore, during BF quantizer operation, a digital comparator is used to detect the voltage polarity and keeps the loop always in the negative feedback configuration. The on-chip load capacitance is 40 pF. A programmable load current generation block generates current from 0 to 400 mA with a wide variation in rise/fall time. The implementation details of different building blocks of the DLDO are described in Sections V-A–V-D.

A. BF Quantizer

The BF quantizer, as previously mentioned, counts the number of CK_{REF} edges within a single beat period. Fig. 11 shows the circuit implementation. Since the BF clock is synchronized to the rising edge of CK_{REF} , the counter increments at the negative edge. After reading the count (D_{OUT}) at the beginning of every cycle, a reset pulse (RST) restarts the counter. This reset pulse only resets the count value to 0 before the next VCO clock edge without impacting its phase. This keeps the VCO always ON preserving the quantization error information in the subsequent cycle providing first-order noise shaping, as shown in Fig. 6. This avoids the requirement of the digital subtractor and registers, which is otherwise required to get the effective count from the phase count stored in two consecutive cycles.

B. Voltage-Controlled Oscillator

Fig. 12 (left) illustrates the design of the VCO. It comprises a voltage-to-current converter followed by a five-stage ring oscillator-based current-controlled oscillator (CCO). A 5-bit coarse control achieves a wide tuning range by adjusting the CCO current. This ensures the desired frequency of oscillation for optimum performance over a wide input-output voltage range.

Any parasitic or device mismatch present between two VCOs introduces an additional systematic voltage offset at the DLDO output during the steady state. A 4-bit switched capacitor array performs the fine frequency tuning in order to compensate this offset. Although this one-time trimming is unable to track any dynamic VCO frequency variation due to temperature drift, thermal and packaging stress, the offset due to this dynamic variation will be relatively small as VCOs are compact and placed side-by-side in the layout.

Both coarse and fine controls are externally calibrated and are not a part of the LDO loop. A part of the CCO current




Fig. 10. Complete top-level block diagram of the proposed digital LDO. Linear quantizer is also present for performance comparison.




Fig. 11. Implementation of the BF quantizer.




Fig. 12. Schematic of the five-stage ring VCO (left) and measured frequency tuning characteristics (right).

is proportional to the input voltage (V_{REF} or V_{LDO_OUT}) while the remaining portion is kept fixed. This ensures VCO oscillation during DLDO startup and keeps f_{OUT} within a small range around f_{REF} for accurate BF operation. The measured VCO tuning for different coarse codes is shown in Fig. 12 (right).

C. Driver and Output Stage

A 10-bit binary code (C_9-C_0) from the digital PI control tunes the 1024 PMOS switch array at the output stage. Since each bit drives different number of switches, effective load due to PMOS gate capacitance is different as well. Therefore, the load needs to be balanced among all bits in order to keep the rise and fall times the same. Any large imbalance




Fig. 13. Driver design for PMOS switch array (top). A 3-bit example showing the balanced loading. Uniformly distributed layout strategy of PMOS switch array (bottom).

in the rise/fall time during code transition will appear as a transient glitch at V_{LDO_OUT} . A balanced loading is achieved by using dummy drivers as well as switches, as shown in the 3-bit example of Fig. 13. Apart from these 1024 switches, additional 64 switches are also added in parallel which are always ON. This sets the maximum resistance value when C_9-C_0 are in the minimum code setting. Moreover, since each of these switches acts as a resistor, the resistance change should be monotonic with input code. Therefore, the device-to-device matching is critical, especially when many such switches are already ON (i.e., low R_L case). The parasitic resistance due to additional metal routing while connecting the source and the drain terminals also contributes to the resistance mismatch. All of these are taken care of by a uniformly distributed layout design as evident in Fig. 13. Entire area is divided into 4×4 subgroups each having 32 switches driven by C_9 , 16 switches driven by C_8 , and so on.

D. Programmable I_{LOAD} Generator

To verify the DLDO functionality over a wide operating condition, an on-chip programmable I_{LOAD} generation block




Fig. 14. Programmable I_{LOAD} generator. Rise/fall time (ΔT) tunability: 16 ns–9 μ s and ΔI_{LOAD} range: 0–400 mA.




Fig. 15. Simulated V_{REF} step response of the implemented DLDO in different process and temperature corners under minimum and maximum I_{LOAD} condition.

with varying magnitude (ΔI_{LOAD}) and rise/fall time (ΔT) is incorporated. As illustrated in Fig. 14, NMOS transistor-based unit current elements are designed. The current flowing through each element and the total number of such elements are programmable using scan bits. I_{LOAD} rise/fall is initiated by the external control EN_{ILOAD} . Some elements are kept always ON to draw a fixed minimum I_{LOAD} . In a real application, this minimum I_{LOAD} will be decided by the current consumption in the idle or low-activity mode of the processor, which is powered by this DLDO. Remaining elements are sequentially turned on/off using a test clock (CK_T) generated from an on-chip ring oscillator that drives a series of shift registers. The oscillator frequency is tuned between 11 and 750 MHz, and the number of shift-register stages is programmed between 12 and 96 to control ΔI_{LOAD} and ΔT . ΔI_{LOAD} can vary between 0 and 400 mA, and ΔT can also be controlled between 16 ns and 9 μ s. During our tests, I_{LOAD} was kept under 100 mA due to the limited current carrying capability of the IOs.

The DLDO operation is verified from simulations across different input–output voltage and maximum/minimum load current conditions in the presence of process and temperature variations. Simulated V_{REF} step response is shown in Fig. 15. The difference in settling time among different corners is due to the change in the VCO operating frequency and gain, as well as the PMOS switch resistance, which leads to different




Fig. 16. DLDO response for a sharp ΔI_{LOAD} step causing larger droop which can be mitigated by larger C_{LOAD} and higher VCO frequency (left). System stability is ensured from V_{REF} step response (right).




Fig. 17. 65-nm test-chip micrograph with area and power breakdown.




Fig. 18. Measured DLDO open loop characterization. Open-loop output voltage by sweeping 10-bit switch code (top). Calculated I_{LOAD} range of operation from the measured dropout voltage and PMOS switch resistance (bottom).

loop gain. Here, one thing to note is that C_{LOAD} and f_s are optimized for the desired maximum $\Delta I_{LOAD}/\Delta T$. Therefore, a much sharper ΔI_{LOAD} step introduces larger droop which requires higher C_{LOAD} or f_s to mitigate this, as evident from




Fig. 19. Measured transient response of (a) proposed adaptive DLDO and (b) baseline DLDO. The response in V_{REF} transient variation is shown in (c).

the simulated step response in Fig. 16 (left). Increasing C_{LOAD} by $10\times$ has a similar droop reduction as increasing both C_{LOAD} and f_s by $5\times$ and $2\times$, respectively. However, higher f_s in the second case makes the DLDO response faster. As discussed in Section IV, increasing C_{LOAD} or f_s makes aT_s smaller which moves the output pole, $z = e^{-aT_s}$ toward unity circle, reducing the stability margin. However, the high-resolution BF quantizer in this paper achieves a fast response using very low f_s which makes $aT_s > 25$; even for the highest f_s , the DLDO can operate during droop/overshoot. As a result, the system is quite stable even if aT_s drops by $10\times$. This has been verified from the V_{REF} step response shown in Fig. 16 (right).

VI. MEASUREMENT RESULTS

The test chip was fabricated in a 1.2-V 65-nm low power CMOS technology. The die micrograph is shown in Fig. 17 along with the breakdown of area and power dissipation. Total core area is 0.0374 mm^2 including the integrated $40 \text{ pF } C_{LOAD}$. The DLDO is first characterized in an open-loop configuration where the 10-bit code (C_9-C_0) at the PMOS array input is applied externally and swept for a fixed I_{LOAD} to observe the variation in V_{LDO_OUT} , as shown in Fig. 18 (top). The resistance of each PMOS switch is measured from the effective change in V_{LDO_OUT} for a given code change. Measurements are performed for different V_{LDO_IN} and I_{LOAD} . Based on this, the I_{LOAD} range is calculated for any desired input-output voltage as observed in Fig. 18 (bottom). Here, the maximum and the minimum I_{LOAD} are calculated assuming C_9-C_0 in the maximum and minimum code settings, respectively. This provides the maximum I_{LOAD} operating range of the DLDO. Fig. 19(a) and (b) plots the closed-loop transient response of the proposed BF quantizer-based DLDO

and the linear quantizer-based baseline design, respectively, for a load step from 20 to 70 mA, i.e., $\Delta I_{LOAD} = 50 \text{ mA}$. In steady state, both operate at a 3.9-MHz sampling clock. Due to the increased sampling frequency during load transients, the voltage droop (ΔV) and settling time (T_{SET}) are reduced from 564 to 108 mV (i.e., $5\times$) and from 30.8 to 1.24 μs (i.e., $25\times$) compared to the baseline. As observed, due to the low f_s , the linear quantizer has a really poor performance which is unacceptable in any practical application. However, simply replacing the frequency divider in a linear quantizer with a D-flip-flop can significantly improve the performance while keeping the rest of the design identical. The response is also fast for any transient variation in V_{REF} , as shown in Fig. 19(c). ΔV and T_{SET} are measured for a wide variation under load condition. In Fig. 20 (top), the rise time of load current (ΔT) is varied while keeping ΔI_{LOAD} fixed at 50 mA which gives $5\times-10\times$ lower ΔV and $20\times-35\times$ faster settling compared to the baseline. In Fig. 20 (bottom), ΔT is kept constant at $0.25 \mu\text{s}$ while sweeping ΔI_{LOAD} across 18–65 mA. ΔV reduction was $5\times-4\times$ and improvement in T_{SET} was $15\times-30\times$ due to adaptive sampling. The steady-state measurement results of the DLDO are plotted in Fig. 21. DLDO output variation, ΔV_o with V_{LDO_IN} is within 41 mV ($\pm 2\%$) and 43 mV ($\pm 5\%$) for $V_{REF} = 0.9 \text{ V}$ and $V_{REF} = 0.4 \text{ V}$, respectively. Similarly, ΔV_o over the I_{LOAD} range of 8–100 mA remains within $\pm 2.9\%$.

Fig. 22 verifies the AVP operation of the proposed DLDO, as described in Section III. For a large N value of 64, the dc offset is very low, providing a good dc regulation. However, the peak-to-peak deviation is 260 mV. Now, as we keep reducing N , AVP becomes stronger. For $N = 16$, it decreases to 120 mV. The measured current efficiency is more than 93% over $10\times$ variation in load current achieving a maximum




Fig. 20. Voltage droop and settling time measurements by varying rise time (top) and magnitude of ΔI_{LOAD} (bottom).




Fig. 22. Reduction of peak-to-peak voltage deviation by AVP.




Fig. 23. Current efficiency versus I_{LOAD} measurement results.




Fig. 21. Measured steady-state performance for different V_{REF} .




Fig. 24. Measured PSRR.

of 99.5%, as shown in Fig. 23. The power supply rejection ratio (PSRR) is measured by providing a 100-mV_{pp} sinusoidal wave noise at V_{LDO_IN} and observing the peak-to-peak swing at V_{LDO_OUT} . The PSRR, as shown in Fig. 24, is below -30 dB for noise frequencies up to 5 MHz. The high PSRR is primarily due to the high gain of the BF quantizer. Moreover,

the quantizer based on two identical VCOs is highly insensitive to common-mode power supply variation.

Finally, this paper is compared with other state-of-the-art LDO architectures in Table I. References [4], [9], and [10] are voltage comparator-based DLDO architectures. Each uses large off-chip C_{LOAD} for droop and settling time reduction. Reference [9] has a better figure of merit (FOM_1) than this paper but it uses a 20-nF off-chip C_{LOAD} . Higher C_{LOAD} helps to achieve higher ΔI_{LOAD} while reducing ΔV . Since FOM_1 is proportional to $1/(\Delta I_{LOAD})^2$, higher C_{LOAD} naturally has better FOM_1 . However, utilizing adaptive sampling and high-resolution VCO quantizer proposed design uses the lowest C_{LOAD} but still achieves comparable FOM_1 . In terms of FOM_2 , this paper is better than the state-of-the-art DLDOs

TABLE I
PERFORMANCE COMPARISON

	[29] Bulzacchelli, JSSC'12	[2] Lu, TCASI'15	[4] Nasir, TPE'16	[5] Lee, JSSC'17	[7] Kim, JSSC'17	[8] Yang, JSSC'17	[9] Tsou, ISSCC'17	[6] Salem, JSSC'18	[10] Lin, ISSCC'18	This Work
Type	Analog	Analog	Digital	Digital	Digital	Digital	Digital	Digital	Digital	Digital
Process	45nm SOI	65nm	130nm	28nm	65nm	65nm	40nm	65nm	40nm	65nm
Architecture	Dual-loop	Tri-loop	Shift Reg	Shift Reg+ADC	Event driven ADC	Asynchronous Pipeline	Dead-zone Control	SAR ADC	Burst Mode	VCO based ADC
Adaptive sampling/ AVP	NA / No	NA / No	Yes / No	No / No	Yes / No	Yes / No	No / No	No / No	Yes / No	Yes / Yes
V_{LDO_IN} (V)	1.179–1.625	1	0.5–1.2	1.1	0.45–1	0.6–1	0.6–1.1	0.5–1	0.6–1.1	0.6–1.2
V_{LDO_OUT} (V)	0.9–1.1	0.85	0.45–1.14	0.9	0.4–0.95	0.55–0.95	0.5–1	0.3–0.45	0.5–1	0.4–1.1
Max I_{LOAD} (mA)	42	10	4.6	200	3.36	500	210	2	20	100
DC Load Reg.(mV/mA)	0.083	1.1	NA	0.035	NA	0.25	0.075	5.6	0.1	0.638**
I_Q (mA)	12	0.05–0.09	0.024–0.22	0.11	0.08–0.26	0.3	0.02–0.1	0.014	0.02	0.1–1.07
C_{LOAD} (nF)	1.46	0.14 (integrated)	1	23.5	0.1 (Integrated)	1.5 (Integrated)	20	0.4 (Integrated)	4.7	0.04 (Integrated)
PSRR(dB)	NA	-12 @ 5MHz	-16 @ 10MHz	NA	-20 @ 10KHz	-21.2 @ 1MHz	NA	NA	NA	-38 @ 1MHz
Max current efficiency (%)	77.5	99.1	98.3	99.94	99.2	99.94	99.99	99.8	99.8	99.5
$\Delta V_i, T_{SET} @ \Delta I_{LOAD}$	NA	43mV, 0.1 μ s @10mA	90mV, 1.1 μ s @1.4mA	120mV, 40 μ s @180mA	34mV, 11.2 μ s @1.44mA	50mV, 0.04 μ s @100mA	36mV, 1.3 μ s @200mA	40mV, 0.1 μ s @19mA	40mV, 1.3 μ s @19mA	108mV, 1.24 μ s @50mA
Area (mm ²)	0.075	0.0234	0.355	0.021	0.03*	0.158*	0.1926	0.0023*	0.18	0.0374
FOM ₁ (ps)	62.4	5.74	10100	9.57	20	2.3	0.4	199	10.4	1.38
FOM ₂ (pF)	NA	0.067	20.2	1.914	0.064	0.383	0.16	0.47	0.19	0.086

* From oscilloscope waveform
*Without C_{LOAD}

FOM₁= $C_{LOAD}(\Delta V/\Delta I_{LOAD})(I_Q/\Delta I_{LOAD})$
FOM₂= $C_{LOAD}(\Delta V/V_{LDO_OUT})(I_Q/\Delta I_{LOAD})$ } Smaller value is better

**Measured at $V_{LDO_OUT}=0.9V$

except in [7], which have a fairly large settling time. Our work is also the first DLDO that incorporates AVP. Although the performance of this DLDO is quite competitive or better than the state-of-the-art, with a few design changes, it can be improved further. A multi-phase clocking similar to that in [16] utilizing all the phases of the ring oscillator VCO, which are generated inherently, can provide a much faster response during droop/overshoot. In addition, a coarse-fine-based two separate PMOS switch arrays can ensure stability in much lower I_{LOAD} values and also improves the overall I_{LOAD} range of operation.

VII. CONCLUSION

The proposed fully integrated DLDO using a VCO-based time quantizer provides dynamically adaptive sampling clock for droop/overshoot reduction enabling an output load capacitance of only 40 pF. It also has an inherent feature of AVP for the reduction of peak-to-peak voltage deviation. The maximum current efficiency and FoM measured from a 65-nm test-chip are 99.5% and 1.38 ps, respectively.

REFERENCES

- [1] S. T. Kim *et al.*, "Enabling wide autonomous DVFS in a 22nm graphics execution core using a digitally controlled hybrid LDO/switched-capacitor VR with fast droop mitigation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [2] Y. Lu, Y. Wang, Q. Pan, W.-H. Ki, and C. P. Yue, "A fully-integrated low-dropout regulator with full-spectrum power supply rejection," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 3, pp. 707–716, Mar. 2015.
- [3] Y. Okuma *et al.*, "0.5-V input digital LDO with 98.7% current efficiency and 2.7- μ A quiescent current in 65nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2010, pp. 1–4.
- [4] S. B. Nasir, S. Gangopadhyay, and A. Raychowdhury, "All-digital low-dropout regulator with adaptive control and reduced dynamic stability for digital load circuits," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8293–8302, Dec. 2016.
- [5] Y.-J. Lee *et al.*, "A 200-mA digital low drop-out regulator with coarse-fine dual loop in mobile application processor," *IEEE J. Solid-State Circuits*, vol. 52, no. 1, pp. 64–76, Jan. 2017.
- [6] L. G. Salem, J. Warchall, and P. P. Mercier, "A successive approximation recursive digital low-dropout voltage regulator with PD compensation and sub-LSB duty control," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 35–49, Jan. 2018.
- [7] D. Kim and M. Seok, "A fully integrated digital low-dropout regulator based on event-driven explicit time-coding architecture," *IEEE J. Solid-State Circuits*, vol. 52, no. 11, pp. 3071–3080, Nov. 2017.
- [8] F. Yang and P. K. T. Mok, "A nanosecond-transient fine-grained digital LDO with multi-step switching scheme and asynchronous adaptive pipeline control," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2463–2474, Sep. 2017.
- [9] W.-J. Tsou *et al.*, "Digital low-dropout regulator with anti PVT-variation technique for dynamic voltage scaling and adaptive voltage scaling multicore processor," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 338–339.
- [10] J.-H. Lin *et al.*, "A high-efficiency and fast-transient digital-low-dropout regulator with the burst mode corresponding to the power-saving modes of DC–DC switching converters," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 314–315.
- [11] M. Huang, Y. Lu, S.-W. Sin, S.-P. U, and R. P. Martins, "A fully integrated digital LDO with coarse-fine-tuning and burst-mode operation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 7, pp. 683–687, Jul. 2016.
- [12] S. Kundu, M. Liu, R. Wong, S.-J. Wen, and C. H. Kim, "A fully integrated 40pF output capacitor beat-frequency-quantizer-based digital LDO with built-in adaptive sampling and active voltage positioning," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 308–309.
- [13] D. Kim, J. Kim, H. Ham, and M. Seok, "A 0.5V- V_{IN} 1.44mA-class event-driven digital LDO with a fully integrated 100pF output capacitor," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 346–347.
- [14] S. Gangopadhyay, D. Somasekhar, J. W. Tschanz, and A. Raychowdhury, "A 32 nm embedded, fully-digital, phase-locked low dropout regulator for fine grained power management in digital circuits," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2684–2693, Nov. 2014.
- [15] M. Z. Straayer and M. H. Perrott, "A 12-bit, 10-MHz bandwidth, continuous-time $\Sigma\Delta$ ADC with a 5-bit, 950-MS/s VCO-based quantizer," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 805–814, Apr. 2008.
- [16] S. Kundu and C. H. Kim, "A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2017, pp. 1–4.
- [17] B. Kim, W. Xu, and C. H. Kim, "A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2013, pp. 1–4.

- [18] B. Kim, S. Kundu, S. Ko, and C. H. Kim, "A VCO-based ADC employing a multi-phase noise-shaping beat frequency quantizer for direct sampling of sub-1mV input signals," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2014, pp. 1–4.
- [19] S. Kundu, B. Kim, and C. H. Kim, "Two-step beat frequency quantizer based ADC with adaptive reference control for low swing bio-potential signals," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2015, pp. 1–4.
- [20] B. Kim, S. Kundu, and C. H. Kim, "A 0.4–1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit," in *Proc. IEEE Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C140–C141.
- [21] T.-H. Kim, R. Persaud, and C. H. Kim, "Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 874–880, Apr. 2008.
- [22] J. Keane, X. Wang, D. Persaud, and C. H. Kim, "An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDB," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 817–829, Apr. 2010.
- [23] J. Keane, W. Zhang, and C. H. Kim, "An array-based odometer system for statistically significant circuit aging characterization," *IEEE J. Solid-State Circuits*, vol. 46, no. 10, pp. 2374–2385, Oct. 2011.
- [24] Q. Tang, B. Kim, Y. Lao, K. K. Parhi, and C. H. Kim, "True random number generator circuits based on single- and multi-phase beat frequency detection," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2014, pp. 1–4.
- [25] R. Sheehan. (Nov. 1999). *Active Voltage Positioning Reduces Output Capacitors Linear Technology*. [Online]. Available: <http://www.linear.com/docs/5600>
- [26] C.-H. Tsai, B.-M. Chen, and H.-L. Li, "Switching frequency stabilization techniques for adaptive on-time controlled buck converter with adaptive voltage positioning mechanism," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 443–451, Jan. 2016.
- [27] H.-H. Huang, C.-Y. Hsieh, J.-Y. Liao, and K.-H. Chen, "Adaptive droop resistance technique for adaptive voltage positioning in boost DC–DC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1920–1932, Jul. 2011.
- [28] T. Miyazaki and T. Ogawa, "Constant on-time DC-DC converter using ripple injection filter with inherent adaptive voltage positioning," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2014, pp. 460–463.
- [29] J. F. Bulzacchelli *et al.*, "Dual-loop system of distributed microregulators with high DC accuracy, load response time below 500 ps, and 85-mV dropout voltage," *IEEE J. Solid-State Circuits*, vol. 47, no. 4, pp. 863–874, Apr. 2012.



Somnath Kundu (S'13–M'16) received the B.E. degree in electronics and telecommunication engineering from Jadavpur University, Kolkata, India, in 2008, the M.S. (Research) degree in electrical engineering from IIT Delhi, New Delhi, India, in 2012, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2016.

From 2008 to 2012, he was an Analog Design Engineer with STMicroelectronics, Greater Noida, India. He was an Intern with Xilinx and Rambus, San Francisco, CA, USA, in 2014 and 2015. In 2015, he was an Intern with the Circuit Research Lab, Intel, Hillsboro, OR, USA. He is currently a Research Scientist with the Wireless Communication Research Lab, Intel. He has authored or co-authored 13 journal and conference papers. He holds two patents. His current research interests include digital intensive mixed-signal and radio-frequency integrated circuit design such as clock generators, wireless and wireline transceivers, analog-to-digital converters, and voltage regulators.

Dr. Kundu was a recipient of the Best Student Paper Award in the 2013 IEEE International Conference on VLSI Design.



Muqing Liu (S'15) received the B.S. degree in applied physics from Tongji University, Shanghai, China, in 2013, and the M.S. degree in electrical engineering from Columbia University, New York, NY, USA, in 2015. She is currently pursuing the Ph.D. degree in electrical engineering with the University of Minnesota, Minneapolis, MN, USA.

In 2015, she joined the VLSI Research Laboratory, University of Minnesota, where she is focusing on hardware implementation of neural networks and hardware security, such as neuromorphic circuits design, physical unclonable functions, and counterfeit electronic sensors design.

Ms. Liu was a recipient of the Best Paper Award at the 2017 ACM/IEEE International Symposium on Low-Power Electronics and Design.

Shi-Jie Wen received the Ph.D. degree in material engineering from the University of Bordeaux I, Bordeaux, France, in 1993.

He was with Cypress Semiconductor, San Jose, CA, USA, where he was involved in the area of product reliability qualification with technology in 0.35, 0.25, 0.18, 0.13 μm , and 90 nm. In 2004, he joined Cisco Systems Inc., San Jose, CA, USA, where he has been engaged in IC component technology reliability assurance. He is currently a member of DFR, SEU Core Teams, Cisco. His current research interests include silicon technology reliability, such as SEU, WLR, and complex failure analysis.

Richard Wong received the B.S. degree in chemical engineering from UC Berkeley, Berkeley, CA, USA, and the M.S. degree in electrical engineering from Santa Clara University, Santa Clara, CA, USA.

He had worked on application-specified integrated circuits (ASICs), field-programmable gate arrays (FPGAs), TCAMs, and memories. In 2006, he joined Cisco Systems Inc., San Jose, CA. He has been engaged in IC component technology reliability assurance, soft error upset, wafer-level reliability, electro-static discharge, failure analysis, and reliability modeling. He has authored or co-authored over 200 published papers. He holds 18 patents.



Chris H. Kim (M'04–SM'10) received the B.S. and M.S. degrees from Seoul National University, Seoul, South Korea, and the Ph.D. degree from Purdue University, West Lafayette, IN, USA.

He joined the Electrical and Computer Engineering Faculty, University of Minnesota, Minneapolis, MN, USA, where he is currently a Professor. He has authored or co-authored over 200 journal and conference papers. His current research interests include digital, mixed-signal and memory circuit design in silicon and non-silicon

[organic thin-film transistor (TFT) and spin] technologies.

Dr. Kim served as a Technical Program Committee Member for several circuit design and semiconductor device conferences. He was a recipient of the University of Minnesota Taylor Award for Distinguished Research, the SRC Technical Excellence Award, the Council of Graduate Students Outstanding Faculty Award, the NSF CAREER Award, the Mcknight Foundation Land-Grant Professorship, the 3M Non-Tenured Faculty Award, DAC/ISSCC Student Design Contest Awards, the IBM Faculty Partnership Awards, the IEEE Circuits and Systems Society Outstanding Young Author Award, and the ISLPED Low-Power Design Contest Awards.