A Fully Integrated 40pF Output Capacitor Beat-Frequency-Quantizer-Based Digital LDO with Built-In Adaptive Sampling and Active Voltage Positioning

Somnath Kundu1, Muqing Liu1, Richard Wong1, Shi-Jie Wen1, Chris H. Kim1

1University of Minnesota, Minneapolis, MN
2Cisco Systems, San Jose, CA

Integrated voltage regulators with a wide output current/voltage dynamic range are required to support fast dynamic voltage and frequency scaling (DVFS). Low Dropout Regulators (LDOs) based on digital-intensive circuits have been gaining popularity [1–4] due to their compactness, process scalability, high immunity to process-voltage-temperature (PVT) variations and easy programmability for design optimization. Conventional digital LDOs utilizing a comparator and shift-registers [1] suffer from a slow response time during a large/fast change in load current ($I_{LOAD}$). Higher sampling frequency ($f_s$) improves the response time, but at the cost of increased power consumption and reduced loop stability. Multi-bit quantizers utilizing ADCs [2–4] can reduce the settling time, however, the presence of a high resolution ADC and the control logic increases the design complexity. Moreover, the ADC resolution limits the maximum $f_s$. In order to overcome the trade-off between speed and power, adaptive sampling techniques were incorporated in [1], [4]. But the overhead of multiple VCOs operating simultaneously and a separate overshoot/droop detection circuitry [1], or an event-driven controller with 7b ADC [4], increase the complexity and power consumption. Furthermore, none of the previous designs incorporated active voltage positioning (AVP), a popular ripple-suppression technique, whereby the LDO output is set slightly above (in low-activity state) or below (in high-activity state) the reference voltage depending on the processor workload conditions [5].

In this work, a beat-frequency quantizer-based digital LDO (BF-LDO) is described, where a pair of ring VCOs and simple digital blocks are used to generate an adaptive-sampling clock. It has several critical benefits: 1) Time quantization utilizing the VCOs enables a highly digital and tunable ADC design solution. The VCO phase quantization provides 1-order noise shaping achieving high resolution. 2) Dynamically adaptive $f_s$ proportional to the output voltage error reduces droop/overshoot and settling time by increasing $f_s$ during transient ripples. Low $f_s$ near steady state improves the quantizer resolution, LDO power efficiency and stability margin. 3) Inherent AVP reduces the transient ripple further by dynamically controlling the steady-state voltage. 4) The design is very robust to PVT variations, as the quantizer output is a function of the ratio of two VCO frequencies, cancelling frequency variations due to common-mode effects.

Figure 18.5.1 shows the basic operation of a time-based digital LDO. The VCO pair converges the reference and the output voltages ($V_{REF}$, $V_{LDO\_OUT}$) to clock pulses ($C_{REF}$, $C_{OUT}$) of proportional frequency ($f_{REF}$, $f_{OUT}$). The quantizer calculates the frequency difference, $f_{REF} - f_{OUT}$, to generate a digital code $N_{OUT}$. By comparing $N_{OUT}$ with a predefined $N$, the digital controller adjusts the number of PMOS switches to keep $V_{LDO\_OUT}$ constant for a given $I_{LOAD}$ range. A time quantizer is conventionally implemented by counting $C_{OUT}$ edges in a fixed sampling period ($C_{K}$), which is generated by dividing $C_{REF}$ by a factor $N$. A higher $N$ improves the quantizer resolution and the loop stability margin, but at the cost of slow response time and large transient ripples. To overcome this limitation, an adaptive sampling technique is proposed that utilizes a D-flip-flop (DF) as a digital frequency subtractor, also known as a BF quantizer [6]. Using the beat frequency for loop sampling makes $f_s$ proportional to $V_{REF}/V_{LDO\_OUT}$. During $I_{LOAD}$ transients, $V_{LDO\_OUT}$ experiences a large ripple, increasing $f_s$ for faster recovery. On the other hand, near steady state, $f_s$ reduces as $V_{REF}/V_{LDO\_OUT}$ is very small. This improves the quantizer resolution to set $V_{LDO\_OUT}$ very precisely, and at the same time reduces the switching power dissipation with excellent loop stability. The counter counts the $C_{OUT}$ edges in a sampling period generating $N_{OUT}=f_{REF}/f_{OUT}$. Once steady state is reached, $N_{OUT}=N$ makes $f_{REF}=f_{OUT}$, causing a fixed offset at $V_{LDO\_OUT}$. This inherent offset enables AVP, which is addressed later. In addition, since the VCOs are operating continuously without phase reset, the quantization noise is 1-order high-pass filtered, increasing the resolution [6].

The voltage offset, i.e., $V_{REF}/V_{LDO\_OUT}$, can also be written as $f_{REF}/K_{VCO}N_{OUT}$, where $K_{VCO}$ is the VCO voltage-to-frequency conversion gain. It reaches a minimum value of $f_{REF}/K_{VCO}$ during steady state. In theory, $N$ can be set to infinity in order to cancel this steady-state offset. However, the maximum value of $N$ is defined by the size of the BF counter, the digital control logic, as well as the number of PMOS switches. In this implementation, for 10b PMOS control, $N$ is nominally set to 64, introducing an offset of 16mV for the VCO pair operating at 250MHz frequency with $K_{VCO}$ of 250MHz/V.

Figure 18.5.2 illustrates the BF-LDO architecture. It comprises the proposed BF quantizer and the conventional linear quantizer as a baseline for performance comparison. SEL Q selects the desired quantizer. Since the BF quantizer detects the absolute voltage difference between $V_{REF}$ and $V_{LDO\_OUT}$, a simple 1b comparator is introduced for polarity detection to keep the loop in a negative feedback configuration at all times. The BF quantizer operation is explained in the timing diagram. The quantizer output is subtracted from the external code $N$ and the difference goes to a 10b proportional-integral (PI) controller to tune 1024 PMOS switches. The PI control parameters, $K_{P}$, $K_{I}$ and $K_{D}$ are fully programmable. $I_{LOAD}$ is generated from an NMOS array driven by a test VCO that triggers a series of DFFs. The wide programmability in the VCO frequency, as well as in the number of DFFs enable an $I_{LOAD}$ range of 0–400mA and a rise/fall time range of 16ns–9us with a resolution of 1mA and 1.3ns, respectively.

AVP as illustrated in Fig. 18.5.3 (left), compromises the DC voltage regulation to reduce the transient ripple significantly [5]. In the proposed BF-LDO, a positive step in $I_{LOAD}$ causes a droop in $V_{LDO\_OUT}$ and it settles at an offset, $V_{REF}/K_{VCO}N$ below $V_{REF}$. Similarly, a negative $I_{LOAD}$ step brings $V_{LDO\_OUT}$ above $V_{REF}$ with the same offset achieving built-in AVP. Although the offset is negligible for a large $N$ providing good DC regulation, it can be easily increased for ripple reduction by reducing $N$. Measured waveforms in Fig. 18.5.3 show the ripple reduction from 260mV to 120mV by reducing $N$ from 64 ($=$weak AVP) to 16 ($=$strong AVP). The PMOS switch array and the VCO implementations are shown in Fig. 18.5.3 (right). A switch driver with dummy buffers and PMOS branches keep balanced loading for the 10b binary PMOS switches, as shown in the example for 3b. This removes glitches due to rise/fall-time imbalance during code transition. Uniformly distributed layout also reduces any mismatch among PMOS branches. The VCOs have both coarse and fine frequency tuning to achieve wide frequency range and to compensate any frequency offset between them.

Figure 18.5.4 shows the measured transient response from a 65nm test-chip. $I_{LOAD}$ steps between 20mA and 70mA in 0.8us cause a 108mV droop and a 148mV overshoot with a settling time of 1.24us and 1.13us, respectively. The steady state $f_s$ is 3.9MHz, but it increases to a much higher value during $I_{LOAD}$ transition. The baseline LDO with a fixed 3.9MHz $f_s$ experiences a 564mV (i.e. 5x) droop ($\Delta V$) and a 30.8us (i.e. 25x) settling time ($T_s$). The BF-LDO also achieves a fast response in $V_{REF}$ step (Fig. 18.5.4, bottom right), which is critical for fast DVFS systems. Figure 18.5.5 (top) compares $\Delta V$ and $T_s$ of the proposed BF-LDO with the baseline for different rise-time, $A$ and load step, $A_{LOAD}$ showing a significant benefit of adaptive sampling. The line and load regulation are shown in Fig. 18.5.5 bottom verifying the BF-LDO functionality over wide operating conditions. The current efficiency plot in Fig. 18.6.6 shows >93% efficiency over 10x variation in $I_{LOAD}$ with a peak value of 99.5%. Utilizing the frequency ratio of the two VCOs makes the quantizer insensitive to supply variation as evident from the measured low frequency PSRR of -38dB. The comparison table in Fig. 18.5.6 shows comparable $\Delta V$ and $T_s$ with much lower $G_{OLOAD}$ achieving the best FOM. The active area is 0.0374mm² including $C_{LOAD}$, as shown in Fig. 18.5.7.

References:


Figure 18.5.1: (Upper left) Basic operation of a time-based digital LDO. (Lower left) Adaptive sampling utilizing beat-frequency. (Right) Linear and beat-frequency time quantizer circuits.

Figure 18.5.2: Implementation of beat-frequency quantizer-based digital LDO. The conventional linear quantizer was also implemented for performance comparison.

Figure 18.5.3: (Left) BF quantizer-based digital LDO provides inherent AVP. (Upper right) Implementation of the PMOS switch array. (Lower right) Implementation of the VCO.

Figure 18.5.4: Measured transient response of the BF-LDO. The built-in adaptive sampling in BF-LDO provides 25× faster settling and 5× lower droop compared to the baseline.

Figure 18.5.5: (Top) Measured voltage droop and settling time for different \( I_{\text{LOAD}} \) rise time and \( \Delta I_{\text{LOAD}} \). (Bottom) Measured line and load regulation for different \( V_{\text{REF}} \).

Figure 18.5.6: (Top) Measured current efficiency and PSRR. (Bottom) performance comparison with state-of-the-art digital LDOs.
Figure 18.5.7: Chip microphotograph and results summary.

<table>
<thead>
<tr>
<th></th>
<th>Proposed</th>
<th>Baseline</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>65nm CMOS</td>
<td></td>
</tr>
<tr>
<td>AVP</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
| Steady-state
         $f_s$    | 3.86kHz @ $V_{DD,H}=1V, V_{SSP}=0.9V$ |          |
| $I_{DDQ}$ | 1–100mA  |          |
| $I_d$   | 5.6mA @ $V_{DD,H}=1V, V_{SSP}=0.9V$
         | (DDQ: 6.4mA (min), switching: 5 lmA) |          |
| $C_{NOM}$ | 40fF    |          |
| $\Delta V, \Delta t @$
         $\Delta V_{DDQ}=50$mV | 109mV, 1.24μs | 594mV, 30.8μs |
| Area (mm$^2$) | 0.0074 (switch, quantizer, digitizer)
         | 0.0188 (digitizer)
         | Total: 0.056 |          |
| FOM     | 1.38ps   | 7.21ps   |