

Assessing the Impact of RTN on Logic Timing Margin Using a 32nm Dual Ring Oscillator Array

Qianying Tang and Chris H. Kim


University of Minnesota, Minneapolis

{tangx280, chriskim}@umn.edu


Outline of Presentation

- **RTN (Random Telegraph Noise) Impact on Logic Timing**
- **Proposed Dual Ring Oscillator Array RTN Monitor**
- **32nm Test Chip Results**
- **Timing Margin Analysis**
- **Conclusions**

Introduction to Logic Timing




Source: VLSI Academy





- **3 main blocks: Clock tree, combination logic, flip-flop**
- **Correct function: clock period $\geq t_{\text{flip-flop}} + t_{\text{logic}} + t_{\text{clk_skew}}$**
 - $t_{\text{flip-flop}}$: clock-to-Q delay + setup time
 - $t_{\text{clk_skew}}$: clock arrival time difference between two flip-flops
 - t_{logic} : logic delay

RTN Impact #1: Clock Skew





- RTN in clock drivers induces random clock skew shifts between two divergent paths
- A negative clock skew (i.e. CLK2 arriving earlier than CLK1) could lead to a setup time violation

RTN Impact #2: Logic Delay






- RTN in combinational logic increases logic delay
- Setup time violation can occur

RTN Impact #3: Flip-Flop Timing






- Increased $t_{clk-to-Q}$ of first DFF and decreased $t_{D-to-clk}$ of second DFF could lead to a setup time violation


Prior Work: Beat Frequency based RTN Monitor





Prior Work: Beat Frequency based RTN Monitor



Prior Work: Beat Frequency based RTN Monitor





Limitations of Prior Work




- ROSC shows a wide frequency distribution at low V_{dd} 's
- Not every ROSC under test can achieve a high measurement resolution (Δf should be less than 1% for a frequency measurement resolution less than 0.01%)

Limitations of Prior Work




Prior Work vs. Proposed Design


Prior Work




Low resolution at low V_{dd}




This Work



High resolution at low V_{dd}




Proposed Dual ROSC Array RTN Monitor





- Pair each ROSC with a ROSC from a second array with similar frequency (i.e. $\Delta f < 1\%$)

Outline of Presentation

- RTN Impact on Logic Timing
- Proposed Dual Ring Oscillator Array RTN Monitor
- **32nm Test Chip Results**
- Timing Margin Analysis
- Conclusions





Frequency Shift vs. Supply Voltage




- Frequency shift magnitude decreases at higher voltages due to lower sensitivity

Frequency Shift vs. Temperature




- RTN trapping and de-trapping time constants become shorter at higher temperatures

Frequency Shift vs. ROSC Stages




- Frequency shift magnitude decreases for longer ROSCs
- Fewer measurable RTN traps in longer ROSCs
 - More traps present but harder to detect due to averaging effect

RTN Map vs. Supply Voltage




- RTN traps may appear or disappear when V_{dd} is changed
 - Fermi level shifts with supply voltage

RTN Map vs. Stress Time



- **Higher number of RTN traps after applying BTI stress**
 - Some traps disappear (possibly linked to BTI recovery)
 - New traps appear due to BTI stress

Chip to Chip Variation





- 8.6% to 13.3% of the ROSCs show signs of RTN

Outline of Presentation



- RTN Impact on Logic Timing
- Proposed Dual Ring Oscillator Array RTN Monitor
- 32nm Test Chip Results
- **Timing Margin Analysis**
- Conclusions

Flip-flop Timing Analysis




- Flip-flop clk to Q delay increases by 0.33 FO4 inverter delay given the same setup time (assuming traps in locations specified above)

Overall Timing Loss Analysis



- Clock period must be increased by 0.21 FO4 inverter delays for correct operation (assuming one RTN trap in each block, i.e. logic, clock tree, and DFF)

Increasing Clock Period to Prevent RTN Induced Timing Errors



$$\Pr(\text{Timing error} \mid \Delta T_{clk} = x)$$

$$= 1 - \sum_{i,j,k} \Pr(N_{clk} = i) \cdot \Pr(N_{data} = j) \cdot \Pr(N_{DFF} = k)$$

$$\forall i, j, k, \Delta t_{skew}(N_{clk} = i)$$

$$+ \Delta t_{data}(N_{data} = j)$$

$$+ \Delta t_{DFF}(N_{DFF} = k) \leq x$$

N_{clk} , N_{data} and N_{DFF} are the number of traps in clock tree, combinational logic and DFF, respectively.

- **Probability of a trap being present and its impact on delay used to estimate timing guard band required for correct operation**

Conclusions

- **New dual ROOSC array can measure RTN induced frequency shift with resolution $<0.01\%$ at 0.45V**
- **Various aspects of RTN measured from a 32nm test chip**
- **Assessed RTN impact on logic path timing and estimated probability of timing error**

Acknowledgement

This work was supported in part by the Failure-Resistant Systems (FRS) program, a joint initiative between the National Science Foundation (NSF) and the Semiconductor Research Corporation (SRC).