

# **SRAM Read Performance Degradation under Asymmetric NBTI and PBTI Stress: Characterization Vehicle and Statistical Aging**




**Xiaofei Wang<sup>1,2</sup> Weichao Xu<sup>2</sup> and Chris H. Kim<sup>2</sup>**

*<sup>1</sup>Intel Corporation, Hillsboro*

*<sup>2</sup>University of Minnesota, Twin Cities*



[\*xiaofei.wang@intel.com\*](mailto:xiaofei.wang@intel.com)

# Asymmetric BTI Aging Effects




- When input is static, PMOS and NMOS in a signal path are alternately stressed
- In active mode, the 1<sup>st</sup> edge propagates through unstressed devices while 2<sup>nd</sup> edge propagates through stressed devices only → Asymmetric BTI aging

# SRAM Timing Path Aging




- Internal timing signal paths for SRAM operation are DC stressed when clock is gated off
- Affects the duty-cycle of critical signals such as WL, SAE, precharge, etc. → lower operating frequency

# SRAM Read Frequency Odometer Structure





- One of the two identical 16kb SRAM arrays is stressed, the other one is kept fresh
- The dataout signal is looped back to generate self-oscillating signal

# Loop Back Self-Oscillation Read Waveforms




# Use Beat Frequency to Detect Aging (1/3)



- Phase comparator is used to generate the beat frequency
- At time zero the stressed ROSC is trimmed to be slightly slower than the reference ROSC


# Use Beat Frequency to Detect Aging (2/3)



- Phase comparator output:  $f_{beat} = f_{ref} - f_{stress}$
- Counter counts the number of reference cycle in one period of the beat signal

$$N = (f_{str} - f_{ref}) / f_{ref}$$


# Use Beat Frequency to Detect Aging (3/3)



- 1% frequency difference before stress  $\rightarrow$  N=100
- 2% frequency difference after stress  $\rightarrow$  N=50
- $\Delta f$  or  $\Delta T$  sensing resolution is 0.01%





# 32nm SRAM Test Chip and Features




<i>Process</i>	HKMG SOI CMOS
<i>VDD / IO Supplies</i>	0.9V / 1.8V
<i>Each SRAM Array Size</i>	128X128
<i>SRAM Cell Device Type</i>	Floating-body device
<i>Peripheral Device Type</i>	Body-contact device
<i>Area</i>	500x455 $\mu\text{m}^2$
<i>Meas. <math>\Delta f</math> Resolution</i>	0.01%~0.1%
<i>Meas. Interrupt</i>	~ 1 $\mu\text{s}$

# Degradation of $f_{\text{read}}$ with Stress Time





- Mean value ( $\mu$ ) of  $f_{\text{read}}$  decreases with stress time while its standard deviation ( $\sigma$ ) increases
- BTI induced  $\sigma$  is comparable to that of process variation induced  $\sigma$  for given stress condition

# Distribution of $f_{\text{read}}$ at Different Stress Voltage





- Mean value ( $\mu$ ) of  $f_{\text{read}}$  decreases with higher stress voltage while its standard deviation ( $\sigma$ ) increases

# Degradation of $f_{\text{read}}$ with Stress Voltage




- $\sigma$  of the SRAM read frequency degradation ( $\Delta f_{\text{read}}$ ) follow power law dependence ( $t^n$ ) as  $\mu$ , due to discrete random charge fluctuation
- Larger degradation at higher stress voltages

# Impact of Temperature on the Degradation of $f_{\text{read}}$




- The magnitudes of both  $\mu$  and  $\sigma$  of  $\Delta f_{\text{read}}$  at 135°C are more than twice of those at 25°C.

# Slope distribution of $f_{\text{read}}$ Aging



- The voltage and temperature have little impact on the BTI time slope distribution

# Reduced SRAM Read Error Rate



- Bit failure rate is reduced after stress due to the relaxed WL pulse width

# Summary

- **Impact of asymmetric BTI aging on SRAM read speed studied for the first time**
- **An SRAM read speed odometer based on the beat-frequency detection concept was implemented in HKMG technology with ps resolution and  $\mu$ s measurement interruption**
- **SRAM read speed degrades due to the delayed SAE signal**
- **SRAM read failure rate decreases after stress due to the relaxed WL pulse width**