

# Variation Aware Performance Analysis of Gain Cell Embedded DRAMs

Wei Zhang, Ki Chul Chun, and Chris H. Kim

*University of Minnesota, Twin Cities*




*zhang758@umn.edu*

# Presentation Agenda

- **Introduction to Gain Cell Embedded DRAM (EDRAM)**
- **Variation Analysis of EDRAM Performance**
- **Statistical Simulation Results and Analysis**
- **Conclusions and Future Work**



# Embedded Memory Options

Source: K. Chun, VLSI Symp, 2010


	6T SRAM	1T1C eDRAM [1]	Gain cell eDRAM (2T[2], 3T[3])
Cell Schematic			
Process	Logic compatible	+2 (FEOL) +3 (Cap)	Logic compatible
Cell size (ratio)	1X	0.22X	0.48X
Data storage	Latch (Static)	Capacitor (20fF)	<b>MOS gate (&lt;1fF)</b>
Cell access	(+) Differential read (-) Ratioed operation	(-) Destructive read (-) refresh	(+) decoupled read and write, (-) refresh
Random cycle	1GHz	500MHz	500MHz
Static power (ratio)	1X	0.2X	0.23X

[1] J. Barth et al., ISSCC 2007, [2] D. Somasekhar et al., ISSCC 2008,  
[3] K. Chun et al., VLSI Symp. 2009

# Cell Retention Time Issue




→ Pull up leakages for data '0'



- Gain cells have very small storage capacitance
- Short retention time hurts read performance and increases refresh power (typical target  $\sim 100\mu\text{sec}$ )
- Retention time varies exponentially with PVT



# Random Cycle Time Breakdown



- **WL-to-BL delay (a.k.a. bitline delay) is critical**
  - Time to develop voltage difference ( $\Delta BL=100mV$ ) between BL(D0) and BL(Reference)
  - Sensitive to data '0' cell voltage at the time of access
  - Large variation due to gate leakage and junction leakage


# Motivation: Corner Simulation Pitfall

65nm LP, 1.1V, 85°C, 256WLx128BL array





- **Corners fail to capture worst case eDRAM performance**
  - Short hold period: worst case occurs at thick TOX, high VTH
  - Long hold period: worst case occurs at thin TOX, high VTH

# Read Current Variation: TOX and VTH Effects






Read current  $\sim (VDD - VD0 - VTH)$



- TOX and VTH effects are independent in gain cells
- Thin TOX + high VTH combo results in worst case delay

# VDO vs. {TOX, VTH}




65nm LP, 85°C, 1.1V, hold period = 100μsec



- DTOX or DVTH of each individual transistor swept
- Dominating parameter for VDO is TOX
  - Gate leakage currents of write and storage devices determine VDO





# Bitline Delay vs. {TOX, VTH}



- Dominating parameter for read current at fixed VD0 is VTH
- TOX and VTH affect gain cell performance in a different way as compared to standard logic


# Comprehensive Monte-Carlo Results

65nm LP, 1.1V, 85°C, 10k Monte Carlo







- Incorporates global and local TOX and VTH variations
- Worst case cells change depending on hold period

# Bitline Delay Map: TOX and VTH Effects



- EDRAM bitline delay colormap analysis
  - For simplicity's sake, only global variations are applied (i.e. all devices have same TOX and VTH)
  - Examine equal delay contour at which 0.1% of the cells fail
  - Here, TOX and VTH are assumed to be independent Gaussian random variables

# Bitline Delay Map: Hold Period Effect



- Short hold period: VTH effect dominates
- Long hold period: TOX and VTH equally important
- Provides guidelines for process optimization considering eDRAM hold period targets

# Conclusions and Future Work

- **Gain cell eDRAM as an alternative for SRAM**
  - 2X higher density, logic compatible, good low VDD margin
  - Short retention time due to small storage capacitance
- **Standard corner simulations inaccurate for gain cell eDRAM performance analysis**
  - TOX and VTH effects are independent in gain cells
- **Gain cell eDRAM performance variation analyzed**
  - Comprehensive Monte-Carlo, bitline delay colormap
- **Future work**
  - Performance analysis of novel gain cells (e.g. 2T, 2T1C, 3T)
  - Accurate and fast simulation methods for  $>6\sigma$  tail cells
  - Scaling trend analysis beyond 22nm